Security coprocessor ties to PCI Express
Security coprocessor ties to PCI Express
Vendor:
Synopsys, Inc.
Category:
Security Coprocessor
Inline Memory Encryption (IME) Security Module - for DDR/LPDDR
As our connected world expands, the technological advances in high-performance computing (HPC) are reshaping system-on-chip (SoC)…
Overview
As our connected world expands, the technological advances in high-performance computing (HPC) are reshaping system-on-chip (SoC) designs to address the need for more acceleration, more storage capacity, new compute architectures, and increased bandwidths for faster data movement. High bandwidth interfaces such as DDR are proliferating, and their speeds continue to grow from generation to generation.
At the same time, the security of data and systems is paramount, driven by multiple factors, including significant growth in confidential and sensitive information, laws, regulations, and standards evolution.
The IME Security Module provides confidentiality of data in use or stored in off-chip memory over memory interfaces. It integrates seamlessly with the DDR5/4, LPDDR5/4/4X, and LPDDR5X/5/4X controllers for most optimal solutions in the industry with latency as low as 2 cycles, accelerating SoC integration and reducing risk.
The IME Security Module is scalable to match various memory interfaces bandwidths, supports both write and read channels based on the AES-XTS cryptographic algorithm and is FIPS 140-3 certification ready.
Key features
- Data confidentiality with independent cryptographic support for read & write channels
- Standards compliant: NIST SP800-38E, IEEE Std. 1619-2018
- FIPS 140-3 certification support
- Per region protection (index or address based)
- Modes: AES-XTS, AES-ECB (test mode)
- Encryption/decryption
- Support for 128-bit and 256-bit keys
- Support for different datapath widths (128/256/512-bit)
- Efficient key control & refresh
- Key readback protection
- SRAM zeroization
- Mission mode bypass
- Pass-through mode
- RAS SRAM ECC
- Configurable for optimal PPA & latency
- Solution standalone or integrated with Synopsys memory interface controllers
- Ultra low latency: IME latency overhead as low as 2 cycles when integrated with Synopsys DDR/LPDDR controllers
Block Diagram
dwc_ime_security_module block diagram
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
dwc_ime_security_module
Vendor
Synopsys, Inc.
Provider
Synopsys, Inc.
HQ:
USA
Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs. The broad Synopsys IP portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate IP integration, software development, and silicon bring-up, Synopsys’ IP Accelerated initiative provides architecture design expertise, pre-verified and customizable IP subsystems, hardening, and signal/power integrity analysis. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.
Learn more about Security Coprocessor IP core
Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 1
This article is divided into two parts. The first part outlines the important features of the IJTAG use model, while the latter part describes a network interface, its architecture, and how it addresses the major challenges of the SoC test.
Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
This paper presents Crypto-RV, a RISC-V co-processor architecture that unifies support for SHA-256, SHA-512, SM3, SHA3-256, SHAKE-128, SHAKE-256 AES-128, HARAKA-256, and HARAKA-512 within a single 64-bit datapath.
Security in vehicular systems
With the advent of IoT and increasingly interconnected and autonomous nature of a vehicle’s control modules, there has been an exponential increase in V2V, V2X and inter vehicular communications. This in turn increases the attack surface for hackers which demands state-of-art security features in modern automotive microcontrollers, moreover safety and security go hand in hand.
A Comprehensive Post-Quantum Cryptography (PQC) Solution based on Physical Unclonable Function (PUF)
This article provides an in-depth analysis of the specific PPA challenges introduced by PQC and elucidates how PUF-PQC leverages its unique dualtrack strategy to deliver a robust and flexible Hardware Root of Trust (HRoT) across diverse application scenarios. Furthermore, it demonstrates the integration of Physical Unclonable Function (PUF) with a NIST SP 800-90B compliant True Random Number Generator (TRNG) to serve as critical components of PUFrt (Root of Trust), ensuring the security of post-quantum key generation starting from the entropy source.
The Fundamentals of a SHA-256 Master/Slave Authentication System
For more than 10 years, SHA-1 authentication has been used to effectively protect intellectual property from counterfeiting and illegal copying. As computer technology advances, customers are asking for an even higher level of security.
Frequently asked questions about Security Coprocessor IP cores
What is Inline Memory Encryption (IME) Security Module - for DDR/LPDDR?
Inline Memory Encryption (IME) Security Module - for DDR/LPDDR is a Security Coprocessor IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this Security Coprocessor?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Security Coprocessor IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.