Security coprocessor ties to PCI Express
Security coprocessor ties to PCI Express
Vendor:
10xEngineers
Category:
Security Coprocessor
RISC-V IOPMP IP
The I/O Physical Memory Protection (IOPMP) unit is a hardware-based access control mechanism designed to safeguard memory regions…
Overview
The I/O Physical Memory Protection (IOPMP) unit is a hardware-based access control mechanism designed to safeguard memory regions in RISC-V SoCs. It ensures only authorized devices and masters can access sensitive memory areas, enabling secure and reliable system operation.
Key features
- Fully configurable – 28 configurable design parameters enabling optimal trade-offs across area, power, latency and throughput
- Complete feature set – implements all mandatory and optional features
- High-performance design fully pipelined design optimized for high-frequency, singlecycle throughput
- Inline integration model – processes transaction requests and responses directly through the IOPMP
- Flexible addressing – Four address modes, with minimum granularity of 8 bytes Robust protection – triggers interrupts and detailed violation logging
- Outstanding request handling – up to 32 concurrent requests
- Scalable resources – up to 63 MDs
- Customizable RRIDs – up to 64 RRIDs, with flexible mapping to any MD
- Customizable Array entries – up to 128 entries with up to 48 priority entries
- Tapeout ready – verified with a UVM test bench, RAL, and C-reference model, 100% coverage closure
- Technology optimized – synthesized for 12nm/1GHz
Block Diagram
RISC-V IOPMP IP block diagram
Benefits
- Fine-Grained Memory Protection - Define multiple memory regions with configurable read, write, and execute permissions.
- Hardware-Enforced Security - Blocks unauthorized DMA and peripheral access before they can compromise system integrity.
- Flexible Configuration - Supports dynamic reconfiguration for multi-tenant or virtualization scenarios.
- Low Latency & Lightweight - Designed to minimize performance overhead while maximizing system resilience.
- RISC-V Standards Aligned - Fully compatible with the latest RISC-V specifications and open hardware ecosystem.
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
RISC-V IOPMP IP
Vendor
10xEngineers
Provider
10xEngineers
HQ:
USA
At 10xEngineers, we specialize in providing top-tier solutions tailored to meet the unique needs of your hardware business. With a well-trained offshore team known for delivering high-quality, innovative work, we’re committed to empowering your business to thrive in today’s competitive landscape.
Learn more about Security Coprocessor IP core
Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 1
This article is divided into two parts. The first part outlines the important features of the IJTAG use model, while the latter part describes a network interface, its architecture, and how it addresses the major challenges of the SoC test.
Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
This paper presents Crypto-RV, a RISC-V co-processor architecture that unifies support for SHA-256, SHA-512, SM3, SHA3-256, SHAKE-128, SHAKE-256 AES-128, HARAKA-256, and HARAKA-512 within a single 64-bit datapath.
Security in vehicular systems
With the advent of IoT and increasingly interconnected and autonomous nature of a vehicle’s control modules, there has been an exponential increase in V2V, V2X and inter vehicular communications. This in turn increases the attack surface for hackers which demands state-of-art security features in modern automotive microcontrollers, moreover safety and security go hand in hand.
A Comprehensive Post-Quantum Cryptography (PQC) Solution based on Physical Unclonable Function (PUF)
This article provides an in-depth analysis of the specific PPA challenges introduced by PQC and elucidates how PUF-PQC leverages its unique dualtrack strategy to deliver a robust and flexible Hardware Root of Trust (HRoT) across diverse application scenarios. Furthermore, it demonstrates the integration of Physical Unclonable Function (PUF) with a NIST SP 800-90B compliant True Random Number Generator (TRNG) to serve as critical components of PUFrt (Root of Trust), ensuring the security of post-quantum key generation starting from the entropy source.
The Fundamentals of a SHA-256 Master/Slave Authentication System
For more than 10 years, SHA-1 authentication has been used to effectively protect intellectual property from counterfeiting and illegal copying. As computer technology advances, customers are asking for an even higher level of security.
Frequently asked questions about Security Coprocessor IP cores
What is RISC-V IOPMP IP?
RISC-V IOPMP IP is a Security Coprocessor IP core from 10xEngineers listed on Semi IP Hub.
How should engineers evaluate this Security Coprocessor?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Security Coprocessor IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.