I2C/SMBus Synthesizable Transactor
I2C/SMBus Synthesizable Transactor provides an smart way to verify the I2C/SMBus bi-directional two-wire bus.
Overview
I2C/SMBus Synthesizable Transactor provides an smart way to verify the I2C/SMBus bi-directional two-wire bus. The SmartDV's I2C/SMBus Synthesizable Transactor is fully compliant with version 2.1 of the Philip's I2C-Bus Specification and SMBus 2.0 Specification and provides the following features.
Key features
- Supports standard, fast, and high speed operations
- Full I2C Master and Slave functionality
- Supports packet error checking for SMBus mode
- Supports ARP sequence for SMBus mode
- Operates as a Master, Slave, or both
- Monitor, Detects and notifies the testbench of all protocol and timing errors
- Supports all I2C clocking speeds
- 7b/10b configurable slave address
- Compares read data with expected results
- Bus-accurate timing
- Various kind of Master and Slave errors generation
- Supports timeouts forcing and handling in SMBus mode
- Status counters for various events in bus
Block Diagram
Benefits
- Compatible with testbench writing using SmartDV VIP's
- All UVM sequences/testcases written with VIP can be reused
- Runs in every major emulators environment
- Runs in custom FPGA platforms
What’s Included?
- Synthesizable transactors
- Complete regression suite containing all the I2C/SMBus testcases
- Examples showing how to connect various components, and usage of Synthesizable Transactor
- Detailed documentation of all DPI, class, task and function's used in verification env
- Documentation contains User's Guide and Release notes
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Provider
Learn more about I2C / I3C IP core
Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
MIPI I3C v1.1 - A Conversation with Ken Foust
How to Connect Sensors with I3C
MIPI CCI over I3C: Faster Camera Control for SoC Architects
Arasan I3C PHY - Ternary vs. Non-Ternary
Frequently asked questions about I2C / I3C IP cores
What is I2C/SMBus Synthesizable Transactor?
I2C/SMBus Synthesizable Transactor is a I2C / I3C IP core from SmartDV Technologies listed on Semi IP Hub.
How should engineers evaluate this I2C / I3C?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.