Vendor: Renesas Category: FIFO / CAM

eTCAM (Embedded Ternary Content Addressable Memory IP

TCAM can search for data that matches the input in one cycle from all the information stored in the memory.If there are multiple …

Contact Provider Request Datasheet

Overview

TCAM can search for data that matches the input in one cycle from all the information stored in the memory.If there are multiple matching data, it is possible to find all of them.By adding a priority encoder (RTL), it is possible to select one from multiple matching data.

Renesas have long trading record with major networking company to provide TCAM. And we have started to provide compact range embedded TCAM IP for ASIC customer from 2016. Our eTCAM is consisted with hard IP compiler and soft priority encoder. We provides a custom BIST RTL with test algorithms developed based on our extensive experience in mass production of eTCAM devices. For 7nm geometry, new pre-search function is implemented to realize further power saving.

Key features

  • One cycle operation latency (without priority encoder)
  • Valid Bit per entry to reduce power
  • Valid Bit reset in one cycle support
  • Mask input option for bit-write and masked search key
  • Additional power emulation library support
  • All Mismatch output and Pre-Search function support (from 7nm)
  • BIST support with redundancy

Block Diagram

eTCAM_IP (7nm) block diagram

Benefits

  • Small area:
    • By optimizing the peripheral circuit of memory, particularly small area is realized.
  • Low power:
    • Optimized low leakage design, valid bit control and search mask will make low power performance achievable. What s more, providing a design environment that allows customer to confirm the power saving feature according to the actual usage conditions. For 7nm geometry, new pre-search function is implemented to realize further power saving.
  • IDM-oriented design quality:
    • Many product proven.

What’s Included?

  • User s guide
  • Data sheet
  • Hard macro FE library ( Verilog model, LEF, Liberty, Fastscan, dftmax, Tetramax )
  • Hard macro BE library ( CDL, GDS )
  • Soft macro ( RTL BIST Wrapper )

Specifications

Identity

Part Number
eTCAM_IP (7nm)
Vendor
Renesas
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Renesas
HQ: Japan
Renesas Electronics Corporation (TSE: 6723), a premier supplier of advanced semiconductor solutions, today announced it is expanding access to its extensive portfolio of intellectual property (IP) licenses that allow designers to meet a broad range of customized customer requirements in a rapidly changing industry. Renesas has incorporated a broad range of IP into its microcontrollers (MCUs) and system on chip (SoC) products spans, including central processing unit (CPU) IP, communication interface IP, timer IP, memory IP, and analog IP. Effective today, Renesas is offering customers access to the most highly sought assets from its IP portfolio. The first batch of offerings will consist of over 40 licenses, including CPU cores (RX, SH, etc.), timer IP for motor applications, USB cores, and SRAM. More licenses will be offered moving forward in response to demand.
Contact Renesas

Learn more about FIFO / CAM IP core

Implementing Ultra Low Latency Data Center Services with Programmable Logic

Data centers require many low-level network services to implement high-level applications. Key-Value Store (KVS) is a critical service that associates values with keys and allows machines to share these associations over a network. Most existing KVS systems run in software and scale out by running parallel processes on multiple microprocessor cores to increase throughput.

Generating High Speed CSI2 Video by an FPGA

In this article, we show how fast video streams conforming to MIPI CSI2 rev2.0 over MIPI DPHY rev1.2 can be generated, using VLSI Plus’ SVTPlus-CSI2-F IP core, with simple off-FPGA analog front-end. The high bit rates can be achieved with a relatively slow FPGA clock frequency, trading off FPGA resources for simple timing closure.

Rigorous Framework for Hardware-Software Co-design of Embedded Systems

When implementing new embedded applications, industrial companies are facing new challenges: these applications are very complex to program (between 5 and 10 million lines of code are common) and require handling of several possibly heterogeneous models and languages. Integration choices are wide-ranging, from functions hard-coded in hardware IP to embedded software for multi-core clusters. Additionally integration must take into account at the same time several kinds of constraints: processing power, memories, power budget limitation, etc.

Frequently asked questions about FIFO / CAM IP cores

What is eTCAM (Embedded Ternary Content Addressable Memory IP?

eTCAM (Embedded Ternary Content Addressable Memory IP is a FIFO / CAM IP core from Renesas listed on Semi IP Hub.

How should engineers evaluate this FIFO / CAM?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this FIFO / CAM IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP