Vendor: Rambus, Inc. Category: Channel Coding

VESA DisplayPort 1.4 Forward Error Correction (FEC) Transmitter

The DisplayPort Forward Error Correction (FEC) Transmitter IP core implements Reed-Solomon FEC and symbol interleaving as specifi…

Contact Provider Request Datasheet

Overview

The DisplayPort Forward Error Correction (FEC) Transmitter IP core implements Reed-Solomon FEC and symbol interleaving as specified by the VESA DisplayPort 1.4 specification. Forward Error Correction is required to ensure glitch-free Display Stream Compression (DSC) bitstream transport.

Solution for GPUs, UHD Set-top Boxes, Desktop and Laptop PCs, USB-C/DisplayPort Accessories

Key features

  • VESA DisplayPort 1.4 compliant
  • Reed-Solomon RS (254,250) FEC, 10-bit symbols
  • Two-way interleaving for 1-, 2- and 4-lane modes (4-lane mode requires 2 FEC IP core instances)
  • DisplayPort main 8b/10b encoder included (Tx only)
  • Status and control can be done with signals or optionally via an integrated APB register module (Rx)
  • Single unified APB interface supports 4-lane mode (Rx)
  • Performance monitoring and statistics counters (Rx)

Block Diagram

DP1.4-FEC-TX block diagram

Applications

  • GPUs
  • Desktops & laptops
  • UHD TVs and set-top boxes
  • USB Type-C & DisplayPort products
  • Tablets & mobiles

What’s Included?

  • Encrypted RTL source code IP core
  • Functional and structural coverage reports
  • Comprehensive integration guide

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
DP1.4-FEC-TX
Vendor
Rambus, Inc.

Provider

Rambus, Inc.
HQ: USA
Rambus delivers industry-leading chips and silicon IP for the data center and AI infrastructure. With over three decades of advanced semiconductor experience, our products and technologies address the critical bottlenecks between memory and processing to accelerate data-intensive workloads. By enabling greater bandwidth, efficiency and security across next-generation computing platforms, we make data faster and safer.
Contact Rambus, Inc.

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is VESA DisplayPort 1.4 Forward Error Correction (FEC) Transmitter?

VESA DisplayPort 1.4 Forward Error Correction (FEC) Transmitter is a Channel Coding IP core from Rambus, Inc. listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP