Vendor: InPsy Category: PLL

PLL

Phase-Locked Loop (PLL) IPs are essential components in integrated circuits (ICs), providing precise frequency synthesis, clock g…

Contact Provider Request Datasheet

Overview

Phase-Locked Loop (PLL) IPs are essential components in integrated circuits (ICs), providing precise frequency synthesis, clock generation, and clock recovery capabilities. These IPs are crucial for synchronizing systems and ensuring stable and accurate clock signals, which are vital for the performance of digital, analog, and mixed-signal applications.

Key features

  • High Frequency Accuracy: Ensures precise frequency generation and synchronization
  • Wide Frequency Range: Supports a broad range of output frequencies, catering to various applications
  • Low Jitter: Provides minimal phase noise and jitter, essential for high-speed data communication and processing
  • Fast Lock Time: Quickly achieves lock to the desired frequency, improving system efficiency
  • Programmable Features: Offers flexibility with programmable frequency dividers, multipliers, and control settings
  • Low Power Consumption: Optimized for minimal power usage, suitable for energy-sensitive applications
  • Robust Design: Includes features like spread spectrum support and integrated loop filters for enhanced performance

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
PLL
Vendor
InPsy

Provider

InPsy
HQ: Taiwan (R.O.C.)
InPsy was founded in September 2019 with a vision to empower customer innovation with cutting-edge semiconductor interconnect IP solutions. Through seamless collaboration with major global wafer foundries, chip design houses and strategic partners, InPsy has demonstrated its mass production proven track record of IP technology firsts on the most advanced technology nodes. Ultimately, our mission is to be the leading provider of innovative silicon IP solutions, recognized globally for our unmatched customer satisfaction, exceptional quality, and technical excellence. Think of us as your outsourced, in-house IP design team
Contact InPsy

Learn more about PLL IP core

Creating a Frequency Plan for a System using a PLL

How do you ensure that every part of a system receives the clock it needs—without wasting power or sacrificing performance? The answer lies in creating a well-structured frequency plan built around a PLL.

Specifying a PLL Part 3: Jitter Budgeting for Synthesis

This white paper is aimed at system architects and physical implementation leaders working on the design of SoCs. It can be confusing to understand the impact of different jitter sources and how to calculate a jitter budget when specifying a digital system. This white paper explains how jitter changes the period of a clock and how to ensure that jitter has correctly been accounted for in the calculations for timing closure.

Specifying a PLL Part 2: Jitter Basics

This article explains a some of the key terminology and parameters commonly used to describe jitter. It will also help clarify the most important parameters for a some PLL applications, allowing the designer to better understand what is required from a PLL.

Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR

In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.

Achieving Groundbreaking Performance with a Digital PLL

This article compares analog, first-generation digital, and second-generation digital PLLs. It evaluates which type of PLL may be best in which situation. It further discloses a roadmap into other application areas, including general purpose / logic clocking, and regular low-jitter PLLs.

Frequently asked questions about PLL IP cores

What is PLL?

PLL is a PLL IP core from InPsy listed on Semi IP Hub.

How should engineers evaluate this PLL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PLL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP