Vendor: Qualitas Semiconductor Category: Single-Protocol PHY

Intra-panel TX PHY IP

The Intra-panel TX PHY IP is a low-power transmitter designed for COG (Chip-on-Glass) and COF (Chip-on-Film) display modules.

Contact Provider Request Datasheet

Overview

The Intra-panel TX PHY IP is a low-power transmitter designed for COG (Chip-on-Glass) and COF (Chip-on-Film) display modules. It supports data rates up to 4.0Gbps, utilizing a DC-coupled differential pair and a push-pull current mode driver with 600mV swing and 6dB pre-emphasis, enabling high-speed and reliable panel-to-display communication.

Key features

  • Compliant to multi-protocol interface
  • COG and COF transmitter
  • Data Rate : 120Mbps ~ 4.0Gbps
  • Supports Power Down Mode
  • Supports Low Power Mode during V-blank period
  • Programmable differential transmitter output impedance (75Ω - 180Ω)
  • Pre-emphasis : max 6dB
  • Programmable Byte clock: 1/12
  • HBM 2kV, CDM +/- 500V
  • Supports APB v3.0 Interface
  • Supports SPI interface for DFT purpose

Block Diagram

Intra-Panel TX PHY block diagram

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
Intra-Panel TX PHY
Vendor
Qualitas Semiconductor
Type
Silicon IP

Provider

Qualitas Semiconductor
HQ: South Korea
Qualitas Semiconductor is a leader in high-speed interconnect technology, which is at key infrastructure of the 4th Industrial Revolution, Encompassing AI, mobile devices, automotive systems, and displays. We specialize in high-speed interconnect circuit design, as well as ultra-fine semiconductor process design and verification. We operate our business through the licensing of high-speed interface IP and by providing comprehensive design services. Moreover, we have established a robust design methodology to ensure high-reliability in ultra-fine semiconductor processes. With a proven track record in developing and mass-producing cutting-edge semiconductors, our expertise spans the most advanced technologies.
Contact Qualitas Semiconductor

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is Intra-panel TX PHY IP?

Intra-panel TX PHY IP is a Single-Protocol PHY IP core from Qualitas Semiconductor listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP