TurboConcept's WiMAX Turbo Code IP Core for LatticeSC FPGA Devices
HILLSBORO, OR - NOVEMBER 27, 2006 - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the availability of an IEEE 802.16 Convolutional Turbo Code (CTC) Decoder intellectual property (IP) core from TurboConcept, a new member of the ispLeverCORE™ Connection program. Through the program, Lattice and TurboConcept will provide complete system solutions for their mutual customers who are integrating system-level IP with the most advanced FPGA silicon architectures. The Lattice Connection program allows customers to easily access and integrate approved third-party IP products into Lattice programmable devices.
“Broadband wireless access is poised for exceptional growth, and FPGAs are a great fit for this growing market because their reprogrammability enables the instant design changes necessary to keep pace with evolving standards,” said Stan Kopec, Lattice corporate vice president of marketing. “To deliver maximum value, the FPGAs also must perform CTC decoding, which is why we are excited to join with our new IP partner, TurboConcept, as we continue our expansion into broadband wireless access. TurboConcept is an industry leader in Turbocode IP, and their expertise, coupled with our innovative LatticeSC™ FPGA architecture, will provide our customers a powerful design solution.”
“In a WiMAX system, the CTC decoder is one of the most demanding functions in terms of computational complexity, which makes it desirable to implement the decoder in an FPGA. Now that our widely used WiMAX CTC decoder is available on the LatticeSC FPGA devices, our customers can take advantage of both the Core’s benefits and Lattice’s innovative FPGA solutions,” said Jacky Tousch, TurboConcept’s co-founder and CTO.
IP Cores from TurboConcept
TurboConcept has ported, optimized and tested the TC1000 - WiMAX, an IEEE 802.16 CTC decoder IP core, on LatticeSC FPGA devices. This IP core supports all modes of the IEEE 802.16 CTC standard, including Orthogonal Frequency Division Multiplexing (OFDM) PHY and Orthogonal Frequency Division Multiple Access (OFDMA) PHY. Available in three speed versions, the typical throughput in a LatticeSC device can exceed 80 Mbits (at 5 iterations).
Pricing and Availability
The CTC decoder IP core is available now in netlist format for immediate purchase from TurboConcept. Customers should contact TurboConcept for pricing. TurboConcept also offers a variety of additional packaging and licensing options to suit specific customer needs.
About LatticeSC Extreme Performance FPGAs
LatticeSC Extreme Performance™ FPGAs deliver the highest performance and most robust feature set of any programmable logic product in the industry. The LatticeSC FPGA combines up to thirty-two 3.8 Gbps SERDES channels with an innovative Physical Coding Sublayer (PCS) to provide a breadth of support for interface protocols including PCI Express, Serial RapidIO, Ethernet, Fiber Channel, XAUI and SONET/SDH. Source synchronous I/O standards such as RapidIO, HyperTransport, SPI-4.2, SFI-4, UTOPIA, XGMII and CSIX, and memory standards including SDR, DDR1, DDR2, QDR2 and RLDRAM are implemented with dedicated PURESPEED™ I/O logic that delivers up to 2 Gbps parallel I/O performance. The LatticeSC device also includes exclusive MACO™ (Masked Array for Cost Optimization) pre-engineered IP in structured ASIC blocks for low-cost and low-power system-level integration.
About TurboConcept
Founded in 1999, TurboConcept is a leading provider of IPs for Turbocodes and related techniques. Today, TurboConcept has a large catalogue of CTC, TPC and LDPC products for DVB-RCS, DVB-S2, VSAT, WiMAX, CCSDS and other applications. For more information about TurboConcept, visit www.turboconcept.com, email info@turboconcept.com or phone +33 298 056 380.
About Lattice Semiconductor
Lattice Semiconductor Corporation provides the industry’s broadest range of Programmable Logic Devices (PLD), including Field Programmable Gate Arrays (FPGA), Complex Programmable Logic Devices (CPLD), Mixed-Signal Power Management and Clock Generation Devices, and industry-leading SERDES products.
Lattice continues to deliver “More of the Best” to its customers with comprehensive solutions for system design, including an unequaled portfolio of high-performance, non-volatile and low-cost FPGAs.
Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets. For more information, visit http://www.latticesemi.com
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- TurboConcept's TC1000WiMAX turbo decoder Core incorporated in Sequans' WiMAX chips
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Amphion launches low-power turbo code core solutions for 3G wireless and satellite communications
- STMicroelectronics adds Turbo Code to satellite portfolio
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers