SCALINX expansion continues with ASIC design center in Caen, France
March 22, 2019 – SCALINX, industry recognized expert in new art of signal conversion technology, embedded in ASIC designs, has continued with its expansion plans and growth of its engineering staff in Caen design facility, which was opened in July 2018.
“The growth of the engineering staff in our design center Caen will allow SCALINX to accelerate the development efforts in terms of its innovative signal conversion ASICs road-map and help cement its position both in Europe and globally” said Hussein Fakhoury, CEO of SCALINX.
Highly professional and experienced design team which initially consisted of 5 engineers grew, since July 2018, to 15 ASIC design specialists.
SCALINX is looking forward to further growing the team and continuing to provide the ability augmenting the design support for its customers.
SCALINX, founded in 2015, is among the fastest growing and highly trusted companies in the Semiconductor Industry, designing signal conversion ASICs formed on its proprietary SCCORETM technology for Test & Measurement, Defense, Aerospace and Communications markets.
About SCCORETM technology - Smart Conversion CORE technology uses proprietary wide-band Continuous-Time DS A/D Converter architecture facilitating solutions where bandwidth vs. resolution trade-offs are implemented in programmable digital circuity. This technology leads to significant power-efficiency improvement and BoM saving.
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- SCALINX new ASIC design center in SOPHIA-ANTIPOLIS, France
- Dream Chip opened new ASIC Design Center in Eindhoven, Netherlands
- Rianta Releases 800G MACsec ASIC/SoC IP Core for Next-Gen Data Center and 5G Backhaul Applications
- Codasip Announces a New Design Center in France
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing