SCALINX expansion continues with ASIC design center in Caen, France
March 22, 2019 – SCALINX, industry recognized expert in new art of signal conversion technology, embedded in ASIC designs, has continued with its expansion plans and growth of its engineering staff in Caen design facility, which was opened in July 2018.
“The growth of the engineering staff in our design center Caen will allow SCALINX to accelerate the development efforts in terms of its innovative signal conversion ASICs road-map and help cement its position both in Europe and globally” said Hussein Fakhoury, CEO of SCALINX.
Highly professional and experienced design team which initially consisted of 5 engineers grew, since July 2018, to 15 ASIC design specialists.
SCALINX is looking forward to further growing the team and continuing to provide the ability augmenting the design support for its customers.
SCALINX, founded in 2015, is among the fastest growing and highly trusted companies in the Semiconductor Industry, designing signal conversion ASICs formed on its proprietary SCCORETM technology for Test & Measurement, Defense, Aerospace and Communications markets.
About SCCORETM technology - Smart Conversion CORE technology uses proprietary wide-band Continuous-Time DS A/D Converter architecture facilitating solutions where bandwidth vs. resolution trade-offs are implemented in programmable digital circuity. This technology leads to significant power-efficiency improvement and BoM saving.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- SCALINX new ASIC design center in SOPHIA-ANTIPOLIS, France
- Dream Chip opened new ASIC Design Center in Eindhoven, Netherlands
- Rianta Releases 800G MACsec ASIC/SoC IP Core for Next-Gen Data Center and 5G Backhaul Applications
- Codasip Announces a New Design Center in France
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack