Why RISC-V + Blockchain Is the Conversation I’ve Been Waiting to Have
By Daniela Barbosa, GM of Decentralized Technologies at the Linux Foundation & Executive Director, LF Decentralized Trust
EETimes | October 14, 2025
The open RISC-V ISA has always been about freedom and flexibility in hardware design. Now a compelling new use case gives developers a software-only abstraction layer, taking privacy and flexibility to new heights.
There are rarely moments in technology when two open ecosystems simply ‘click’ into place. Yet here I am, feeling like the officiant between two such entities: the open hardware standard RISC-V, and the shared, immutable digital ledger that is blockchain.
Blockchain is no longer an experiment or a buzzword; it’s becoming part of the world’s critical infrastructure.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
Related News
- RISC-V Pivots from Academia to Industrial Heavyweight
- Quintauris Secures Capital Increase to Accelerate RISC-V Adoption
- 10xEngineers and Andes Enable High-Performance AI Compilation for RISC-V AX46MPV Cores
- IAR accelerates SDV development with Infineon DRIVECORE bundles and AURIX™ RISC-V Debug capabilities
Latest News
- Movellus Advanced Clocking IP Selected for QuickLogic’s Strategic Radiation Hardened FPGA Program
- MIPS and Green Hills Software Accelerate Safety Certified Product Development for MIPS RISC-V Microcontrollers
- The path to RISC-V growth: Why software consistency is becoming crucial
- OpenGMSL™ Association Releases Specification v3.0, Enabling Interoperable GMSL2/3 Ecosystem
- CAST Demonstrates IP Cores for Leading-Edge Technologies at Embedded World 2026