nSys solves Verification IP needs for Nethra's wide range of applications
-- nSys Design Systems, the world’s largest Verification IP portfolio provider, today announced that Nethra Imaging has selected nSys for all its Verification IP needs, for its applications in the video/broadcast, medical, storage, and test/measurement markets.
“We started our association with nSys just one year back with one Verification IP. As we expanded our scope of work, we found that nSys had solutions for our entire range of applications,” said Ramesh Singh, President and CEO, Nethra Imaging. “Our team has benefited tremendously from the flexibility in licensing options and the excellent support from nSys.”
“The nVS family offers compelling advantages to fulfill Verification IP needs for a diverse range of applications. We are excited to help Nethra accelerate their designs,” shared Atul Bhatia, CEO, nSys Design Systems.
About nSys
nSys leverages the world’s largest portfolio of Verification IPs it has developed, to provide products & services to Accelerate Designs for its customers developing ASIC, FPGA. The nVS family has proven Verification IPs in SystemVerilog and Verilog for standard interfaces/protocols such as PCI Express Gen3/ Gen2/ Gen1, SATA 3.0, SAS, AXI, AHB, APB, USB 2.0, SuperSpeed USB 3.0, DDR2, DDR3, Ethernet( 100/40/10/1G), Interlaken, SPI 4.2 etc. For more information, please visit nSys online, at www.nsysinc.com
About Nethra
Nethra Imaging is a fabless semiconductor company focused on delivering imaging and video solutions for a wide range of applications in the broadcast, medical, surveillance and military markets. The company uses proprietary algorithms to build flexible, fully programmable image processors and related products. Located in Santa Clara, California, Nethra is privately-held and since its inception in 2003, has developed scalable image processing solutions for a variety of video and multimedia applications. For more information, visit www.nethra.us.com
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- nSys releases verification IP blocks using OpenVera hardware verification language
- nSys releases PCI EXPRESS verification intellectual property based on openvera assertions
- nSys announces the release of PCI Express nVS-V, a verification solution for PCI Express in verilog
- nSys announces the release of PCI-X 2.0 nVS, a verification solution for PCI-X 2.0 in Verilog
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost