nSys announces the release of PCI-X 2.0 nVS, a verification solution for PCI-X 2.0 in Verilog
Netsys Software Pvt. Ltd. (nSys), a solution provider for emerging standards, today announced the availability of PCI-X 2.0 nVS a verification solution for PCI-X 2.0 in Verilog. The nSys PCI-X Verification IP significantly reduces the verification time for complex system-on-chip (SoC) designs that are using the PCI-X 2.0 protocol in market segments, such as desktop, enterprise and standard servers.
“Our PCI-X 2.0 Verification IP enables customers to easily create sophisticated verification environments that simulate real world applications of PCI-X 2.0 devices,” said Atul Bhatia, Director at nSys. “As a result, customers can test the entire functionality of their PCI-X 2.0 interface without having to write a single line of code”
The PCI-X 2.0 Verification IP solution from nSys offer a rich set of features, including:
- Support for different types of PCI-X modes: Mode 1 Parity, Mode 1 ECC, Mode 2 266 32/64 Bit, Mode 2 533 32/64 Bit
- Support for multiple instantiation to create complex verification environment
- Full support of automatic random, directed, error and compliance testing
- Generates and drives bus traffic as a PCI-X Initiator and accepts split completions
- Responds to transactions as a PCI-X 2.0 Target and initiates split completion
- Programmable message logging capabilities
- Implements PCI-X configuration space
- Ability to inject protocol and parity error
- Support for Verilog as well as VHDL implementations
- Consistency of interface, installation, operation and documentation across nSys family of verification IP
- Extensive support for functional coverage
For a complete listing of features and pricing of the nSys’ PCI Express, PCI-X 2.0, PCI-X 1.0, UART, Parallel 1284 and PCMCIA verification IP offerings, visit the nSys web site at http://www.nsysinc.com/products.htm
Availability
The PCI-X 2.0 Verification IP from nSys is available immediately. nSys Verification IP solutions ship with full documentation and example configurations for SoC verification environments. nSys also offers verification consulting services for IP users.
About nSys
nSys provides flexible solutions to reduce time-to-market for its customers by addressing their verification needs for SoC development. By leveraging its vast experience in standards-based product development, the nSys team creates verification solutions that solve the most challenging functional verification problems in the world. The nSys solution is in the form of services based on specialized knowledge of standards and tools or services backed by verification IP developed by nSys. To learn more, visit http://www.nsysinc.com
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
Related News
- nSys Announces the Release of AS nVS, a Verification Solution for Advanced Switching in Verilog
- SilabTech announces the release of its USB 3.1 Gen 2 Compliant 10 Gbps SERDES IP Core
- Wi-Fi CERTIFIED 6 Release 2 adds new features for advanced Wi-Fi applications
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP