JEDEC Announces Publication of GDDR5X Graphics Memory Standard
New Standard Will Enable Higher Memory Performance in the Graphics and Specialty Markets
ARLINGTON, Va., USA – JANUARY 21, 2016 –JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today announced the publication of JESD232 Graphics Double Data Rate (GDDR5X) SGRAM. Available for free download from the JEDEC website, the new memory standard is designed to satisfy the increasing need for more memory bandwidth in graphics, gaming, compute, and networking applications.
Derived from the widely adopted GDDR5 SGRAM JEDEC standard, GDDR5X specifies key elements related to the design and operability of memory chips for applications requiring very high memory bandwidth. With the intent to address the needs of high-performance applications demanding ever higher data rates, GDDR5X is targeting data rates of 10 to 14 Gb/s, a 2X increase over GDDR5. In order to allow a smooth transition from GDDR5, GDDR5X utilizes the same, proven pseudo open drain (POD) signaling as GDDR5.
“GDDR5X represents a significant leap forward for high end GPU design,” said Mian Quddus, JEDEC Board of Directors Chairman. “Its performance improvements over the prior standard will help enable the next generation of graphics and other high-performance applications.”
About JEDEC
JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing nearly 300 member companies work together in 50 JEDEC committees to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for free download from the JEDEC website. For more information, visit www.jedec.org.
Related Semiconductor IP
- GDDR5 Controller - Verifies memory compliance, boosts performance, and ensures reliability
- GDDR5 Synthesizable Transactor
- GDDR5 Memory Model
- GDDR5 DFI Verification IP
- GDDR5 Controller IIP
Related News
- JEDEC Publishes GDDR7 Graphics Memory Standard
- JEDEC Updates Universal Flash Storage (UFS) and Supporting Memory Interface Standard
- JEDEC Publishes New Standard to Support CXL Memory Module Implementation
- JEDEC Publishes New CAMM2 Memory Module Standard
Latest News
- aiMotive Signs License Agreement with Socionext for aiWare NPU IP to Power Next-Gen ADAS SoC
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 10% Year-on-Year in Q2 2025
- Silvaco to Acquire Mixel, Inc. a Provider of Low-Power, High-Performance Mixed-Signal Connectivity IP Solutions
- Cadence Design Systems Agrees to Plead Guilty and Pay Over $140 Million for Unlawfully Exporting Semiconductor Design Tools to a Restricted PRC Military University
- Ceva Retains Top Spot in Wireless Connectivity IP in Latest IPnest Report