General Dynamics Selects TriCN to Supply Strategic I/O Interface Technology
Breakthrough SerDes Technology Utilized In General Dynamics’ Chip-To-Chip Communications
SAN FRANCISCO, CA - May 5, 2003 - TriCN, a leading developer of intellectual property (IP) for high-speed I/O interface technology, today announced an agreement to license its TriDL (Digital Dynamic Deskewing Link) SerDes Technology to General Dynamics Advanced Information Systems (GDAIS). GDAIS is a recognized leader in electronics systems design and integration for government and commercial applications.
TriCN is providing GDAIS with its TriDL SerDes, an industry breakthrough technology employing a fully digital design. TriDL delivers 2.5 Gb/s throughput for GDAIS chip-to-chip communications applications in the IBM 0.13um process. Because of its purely digital implementation, TriDL offers significant savings in power and chip area over comparable analog solutions, while also eliminating interface performance degradation through the use of dynamic skew compensation.
“GDAIS’s considered decision to license our TriDL SerDes technology represents a critically important validation of our approach to solving the challenges of maximizing interface I/O performance”, commented Ron Nikel, Chief Technology Officer with TriCN. “This latest customer design win is yet another client affirmation indicating a growing market acceptance of our TriDL technology.”
For more information on the technical specifications of TriDL, please visit TriCN’s web site at www.tricn.com.
About General Dynamics Advanced Information Systems (GDAIS)
GDAIS is a recognized leader in electronics systems design and integration for government and commercial applications. The company combines command and control, intelligence, surveillance, reconnaissance and information operations businesses to create command information, intelligence and surveillance solutions. GDAIS provides joint, interoperable and integrated mission solutions. More information on GDAIS can be found at www.gd-ais.com.
About TriCN
Founded in 1997, San Francisco, California-based TriCN is a leading developer of high- performance semiconductor interface intellectual property (IP). The company provides a complete portfolio of IP for maximizing data throughput on and off the chip. This IP is designed for IC developers addressing bandwidth-intensive applications, in the communications, networking, data storage, and memory space. TriCN's customers range from startup to established fabless semiconductor and systems companies, including Philips, MIPS Technologies, SGI, IBM, Cognigine, Internet Machines, and Apple Computer.
# # # #
All trademarks mentioned herein are the property of their respective owners.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Faraday Delivers Latest SerDes IP to Complete Interface Lineup on UMC’s 22nm Platform
- OPENEDGES Collaborates with Renesas on Memory Subsystem IPs for Next-Generation MPU Platform Development
- M31 Ranked in the Top 5% of TPEx-Listed Companies in the Corporate Governance Evaluation for Four Consecutive Years
- General Dynamics Licenses PTSC IGNITE Microprocessor
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack