General Dynamics Selects TriCN to Supply Strategic I/O Interface Technology
Breakthrough SerDes Technology Utilized In General Dynamics’ Chip-To-Chip Communications
SAN FRANCISCO, CA - May 5, 2003 - TriCN, a leading developer of intellectual property (IP) for high-speed I/O interface technology, today announced an agreement to license its TriDL (Digital Dynamic Deskewing Link) SerDes Technology to General Dynamics Advanced Information Systems (GDAIS). GDAIS is a recognized leader in electronics systems design and integration for government and commercial applications.
TriCN is providing GDAIS with its TriDL SerDes, an industry breakthrough technology employing a fully digital design. TriDL delivers 2.5 Gb/s throughput for GDAIS chip-to-chip communications applications in the IBM 0.13um process. Because of its purely digital implementation, TriDL offers significant savings in power and chip area over comparable analog solutions, while also eliminating interface performance degradation through the use of dynamic skew compensation.
“GDAIS’s considered decision to license our TriDL SerDes technology represents a critically important validation of our approach to solving the challenges of maximizing interface I/O performance”, commented Ron Nikel, Chief Technology Officer with TriCN. “This latest customer design win is yet another client affirmation indicating a growing market acceptance of our TriDL technology.”
For more information on the technical specifications of TriDL, please visit TriCN’s web site at www.tricn.com.
About General Dynamics Advanced Information Systems (GDAIS)
GDAIS is a recognized leader in electronics systems design and integration for government and commercial applications. The company combines command and control, intelligence, surveillance, reconnaissance and information operations businesses to create command information, intelligence and surveillance solutions. GDAIS provides joint, interoperable and integrated mission solutions. More information on GDAIS can be found at www.gd-ais.com.
About TriCN
Founded in 1997, San Francisco, California-based TriCN is a leading developer of high- performance semiconductor interface intellectual property (IP). The company provides a complete portfolio of IP for maximizing data throughput on and off the chip. This IP is designed for IC developers addressing bandwidth-intensive applications, in the communications, networking, data storage, and memory space. TriCN's customers range from startup to established fabless semiconductor and systems companies, including Philips, MIPS Technologies, SGI, IBM, Cognigine, Internet Machines, and Apple Computer.
# # # #
All trademarks mentioned herein are the property of their respective owners.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- M31 Validates MIPI M-PHY v5.0 IP on 4nm, Advances 3nm Development to Enable UFS 4.1 Applications
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology
- Faraday Broadens IP Offerings on UMC’s 14nm Process for Edge AI and Consumer Markets
- OPENEDGES Advances Commercialization of LPDDR6/5X Memory Subsystem IP, Targeting Next-Generation AI and HPC Markets
Latest News
- Quintauris and Elektrobit Partner to Enable Reliable RISC-V Solutions for Automotive
- Wind River Joins the CHERI Alliance and Collaborates with Innovate UK to Accelerate Cybersecurity Innovation
- Arteris and MIPS Partner to Accelerate Development for Physical AI Platforms
- DCD-SEMI expands CryptOne with EdDSA Curve25519 IP core for secure embedded systems
- Syntacore's SCR RISC-V IP Now Supports Zephyr 4.3