General Dynamics Selects TriCN to Supply Strategic I/O Interface Technology
Breakthrough SerDes Technology Utilized In General Dynamics’ Chip-To-Chip Communications
SAN FRANCISCO, CA - May 5, 2003 - TriCN, a leading developer of intellectual property (IP) for high-speed I/O interface technology, today announced an agreement to license its TriDL (Digital Dynamic Deskewing Link) SerDes Technology to General Dynamics Advanced Information Systems (GDAIS). GDAIS is a recognized leader in electronics systems design and integration for government and commercial applications.
TriCN is providing GDAIS with its TriDL SerDes, an industry breakthrough technology employing a fully digital design. TriDL delivers 2.5 Gb/s throughput for GDAIS chip-to-chip communications applications in the IBM 0.13um process. Because of its purely digital implementation, TriDL offers significant savings in power and chip area over comparable analog solutions, while also eliminating interface performance degradation through the use of dynamic skew compensation.
“GDAIS’s considered decision to license our TriDL SerDes technology represents a critically important validation of our approach to solving the challenges of maximizing interface I/O performance”, commented Ron Nikel, Chief Technology Officer with TriCN. “This latest customer design win is yet another client affirmation indicating a growing market acceptance of our TriDL technology.”
For more information on the technical specifications of TriDL, please visit TriCN’s web site at www.tricn.com.
About General Dynamics Advanced Information Systems (GDAIS)
GDAIS is a recognized leader in electronics systems design and integration for government and commercial applications. The company combines command and control, intelligence, surveillance, reconnaissance and information operations businesses to create command information, intelligence and surveillance solutions. GDAIS provides joint, interoperable and integrated mission solutions. More information on GDAIS can be found at www.gd-ais.com.
About TriCN
Founded in 1997, San Francisco, California-based TriCN is a leading developer of high- performance semiconductor interface intellectual property (IP). The company provides a complete portfolio of IP for maximizing data throughput on and off the chip. This IP is designed for IC developers addressing bandwidth-intensive applications, in the communications, networking, data storage, and memory space. TriCN's customers range from startup to established fabless semiconductor and systems companies, including Philips, MIPS Technologies, SGI, IBM, Cognigine, Internet Machines, and Apple Computer.
# # # #
All trademarks mentioned herein are the property of their respective owners.
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- EXTOLL received GlobalFoundries Award for “Interface IP Partner of the Year”
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Credo Launches 224G PAM4 SerDes IP on TSMC N3 Process Technology
- Innosilicon to Showcase High-Speed Interface IP and Advanced SoC Solutions at the 2025 TSMC OIP Ecosystem Forum
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions