DVB-S2X Wideband LDPC/ BCH Decoder IP Core Available For Integration From Global IP Core
April 19, 2024 - Global IP Core Sales - The DVB-S2X LDPC Decoder is a powerful FEC core decoder for Digital Video Broadcasting via Satellite. It implements extensions to the DVB-S2X design for better performance and efficiency as well as robust service availability.
Features Include:
- Irregular parity check matrix
- Layered Decoding
- Minimum sum algorithm
- Soft decision decoding
- BCH decoder works on GF (2m) where m=16 or 14 and corrects up to t errors, where t = 8, 10 or 12
- ETSI EN 302 307-1 V1.4.1 (2014-11) compliant
Key Features:
- Medium codeword length
- Extra code rates for finer gradation
- Adding 64, 128, 256 APSK
- Very low SNR down to -10dB
- Wideband support
Benefits:
- Improved performance
- Improved efficiency w.r.t. Shannon’s limit
- Finer gradation of code rate and SNR
- Very high data rate
- Maximum service availability at highest efficiency
- Enables cross layer optimization
Related IP Core Products:
- DVB-S2X
Please contact us for more information at info@global-ipc.com or check out our product portfolio at www.global-ipc.com
About Global IP Core Sales:
Global IP Core Sales® was founded in 2021 and provides state-of-the-art IP Cores for the Semiconductor market. The majority of our products are silicon proven and can be seamlessly implemented into FPGA and ASIC technologies. Global IP Core Sales® will assist you with your IP Core and integration needs. Our mission is to grow your bottom line.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- DVB-S2X LDPC/ BCH Encoder and Decoder IP Core Available For Integration From Global IP Core
- DVB-T2 Demodulator + Decoder LDPC/ BCH IP Core Available For Immediate Implementation From Global IP Core
- DVB-C2 LDPC/ BCH Decoder FEC IP Core From Global IP Core
- Creonic Releases Ultrafast BCH Decoder IP Core, Processing One Codeword per Clock Cycle
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications