Qualitas Semiconductor
•
HQ:
South Korea
The UCIe PHY IP enables high-bandwidth, low-latency die-to-die communication across chiplets, fully compliant with the Universal …
- UCIe
Compare 69 UCIe PHY IP Listing from 21 vendors
-
-
SkyeChip• HQ: Malaysia
Lightweight die-to-die interconnect solution consisting of the Physical Layer, Die-to-Die Layer and Protocol Layer optimized for …
- UCIe
-
Neuron IP Inc.• HQ: Canada
The UCIe PHY & D2D Adapter IP portfolio includes 32Gbps UCIe- (UCIe-A) & Standard (UCIe-S) cores as per the latest UCIe v1.1 spec…
- UCIe
-
Ventana Micro Systems Inc.• HQ: USA
The second-generation high-performance RISC-V CPU delivers a major leap in compute capability, designed for deployment across dat…
- CPU
-
UCIe D2D Adapter & PHY Integrated IP
Chip Interfaces ApS• HQ: DenmarkA UCIe solution ready to support any protocol layer The D2D Adapter for UCIe combined with the UCIe PHY from a UCIe solution read…
- UCIe
-
Chip Interfaces ApS• HQ: Denmark
Industry , AXI5-Stream Solution for UCIe D2D Stacks The AXI-S Protocol Layer for UCIe is a protocol adapter layer between a Strea…
- UCIe
-
Synopsys, Inc.• HQ: USA
The SLM Signal Integrity Monitor (SIM) IP enables signal quality measurement for die-to-die interfaces.
- Monitoring
-
Siemens Digital Industries Software• HQ: USA
Accelerated confidence in simulation-based verification of RTL designs with Ethernet networking interfaces Avery TSN Ethernet Ver…
- Verification IP
-
Chip Interfaces ApS• HQ: Denmark
Industry , Silicon Proven, 32 Gbps per pin, backed by a portfolio of verification tools, PHY interoperability and integration.
- UCIe
-
Universal Chiplet Interconnect Express PHY IP - GLOBALFOUNDRIES® 22FDX®
Racyics GmbH• HQ: GermanyThe Racyics UCIe PHY is an energy-efficient chiplet interconnect IP solution for consumer and automotive applications.
- GlobalFoundries
- 22nm
- FDX
-
UCIe Controller add-on CXL2 Protocol Layer
Synopsys, Inc.• HQ: USAThe UCIe Controller IP encompasses the Die-to-Die Adapter Layer and Protocol Layer for widely used protocols, such as PCI Express…
- UCIe
-
UCIe Controller add-on CXL3 Protocol Layer
Synopsys, Inc.• HQ: USAThe UCIe Controller IP encompasses the Die-to-Die Adapter Layer and Protocol Layer for widely used protocols, such as PCI Express…
- UCIe
-
UCIe Controller baseline for Streaming Protocols for ASIL B Compliant, AEC-Q100 Grade 2
Synopsys, Inc.• HQ: USAThe UCIe Controller IP encompasses the Die-to-Die Adapter Layer and Protocol Layer for widely used protocols, such as PCI Express…
- UCIe
-
Cadence Design Systems, Inc.• HQ: USA
Best-in-Class UCIe Verification IP for your IP, SoC, and System-Level Design Testing The Cadence Verification IP (VIP) for Univer…
- Verification IP
-
UCIe-S PHY for Standard Package (x16) in TSMC N6, North/South Orientation
Synopsys, Inc.• HQ: USAThe UCIe PHY IP enables high-bandwidth, low-power, and low-latency die-to-die connectivity in a multi-die package for hyperscale …
- TSMC
- 6nm
- N6
-
Synopsys, Inc.• HQ: USA
The UCIe PHY IP enables high-bandwidth, low-power, and low-latency die-to-die connectivity in a multi-die package for hyperscale …
- TSMC
- 5nm
- N5A
-
UCIe-S PHY for Standard Package (x16) in TSMC N5, North/South Orientation
Synopsys, Inc.• HQ: USAThe UCIe PHY IP enables high-bandwidth, low-power, and low-latency die-to-die connectivity in a multi-die package for hyperscale …
- UCIe
-
UCIe-A PHY for Advanced Package (x64) in TSMC N5, North/South Orientation
Synopsys, Inc.• HQ: USAThe UCIe PHY IP enables high-bandwidth, low-power, and low-latency die-to-die connectivity in a multi-die package for hyperscale …
- UCIe
-
Synopsys, Inc.• HQ: USA
The UCIe PHY IP enables high-bandwidth, low-power, and low-latency die-to-die connectivity in a multi-die package for hyperscale …
- UCIe
-
UCIe-S PHY for Standard Package (x16) in TSMC N4P, North/South Orientation
Synopsys, Inc.• HQ: USAThe UCIe PHY IP enables high-bandwidth, low-power, and low-latency die-to-die connectivity in a multi-die package for hyperscale …
- TSMC
- 4nm
- N4P