Vendor: Siemens Digital Industries Software Category: LIN

Verification IP for LIN

LIN-Xactor is a comprehensive VIP solution for the LIN standard used by SoC and IP designers to ensure comprehensive verification…

Verification IP View all specifications

Overview

LIN-Xactor is a comprehensive VIP solution for the LIN standard used by SoC and IP designers to ensure comprehensive verification and protocol and timing compliance. LIN-Xactor implements a complete set of models, protocol checkers and compliance testsuites in 100% native SystemVerilog and UVM.

Specifications

Protocol Family 

Standard Organization 

Sub Protocol 

Models 

LIN 

LIN Consortium 

 

2.2A 

 

ISO 

 

17987-X 

Key features

  • Master and slave BFMs
  • Node configuration and identification services
  • Automatic frame segmentation and re-assembly of network layer messages (FF, CF)
  • Automatic frame scheduling to time slot/time base including collision resolution
  • Frame transmission ordering and endianness
  • Status management that provides error handling and error signalling
  • Wake and Go-to-sleep modes
  • Diagnostics
  • Response pending
  • Diagnostic and Interleaved Diagnostic mode
  • Verified with multiple IP vendors

What’s Included?

  • LIN BFM
  • Compliance testsuite
  • User guide

Specifications

Identity

Part Number
Avery Verification IP for LIN
Vendor
Siemens Digital Industries Software
Type
Verification IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Siemens Digital Industries Software
HQ: USA
Siemens Digital Industries Software offers a deep portfolio of software across a broad spectrum of industry domains. Siemens is the leader in driving enterprise-level digital transformation through market leading software, and services. With these capabilities, Siemens provides the catalyst to not only enable, but also accelerate digital transformation for companies of all sizes and in all industries. The Xcelerator portfolio encompasses Siemens’ capabilities for digital transformation and supports three key facets of the digital enterprise: comprehensive digital twin, personalized, adaptable solutions, and an open, modern ecosystem.

Learn more about LIN IP core

Understanding the LIN PHY (physical) layer

The physical layer of the Local Interconnection Network is a key part of this automotive networking standard; it has unique attributes of which designers should be aware.

VitaLLM: A Versatile and Tiny Accelerator for Mixed-Precision LLM Inference on Edge Devices

The authors present VitaLLM, a mixed-precision accelerator that enables ternary-weight large language models to run efficiently on edge devices. The design combines two compute cores—a multiplier-free TINT core for ternary–INT projections and a BoothFlex core that reuses a radix-4 Booth datapath for both INT8×INT8 attention and ternary–INT—sustaining utilization without duplicating arrays

GenAI for Systems: Recurring Challenges and Design Principles from Software to Silicon

Generative AI is reshaping how computing systems are designed, optimized, and built, yet research remains fragmented across software, architecture, and chip design communities. This paper takes a cross-stack perspective, examining how generative models are being applied from code generation and distributed runtimes through hardware design space exploration to RTL synthesis, physical layout, and verification.

ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design

While Large Language Models (LLMs) show significant potential in hardware engineering, current benchmarks suffer from saturation and limited task diversity, failing to reflect LLMs’ performance in real industrial workflows. To address this gap, the authors propose a comprehensive benchmark for AI-aided chip design that rigorously evaluates LLMs across three critical tasks: Verilog generation, debugging, and reference model generation.

Frequently asked questions about LIN IP cores

What is Verification IP for LIN?

Verification IP for LIN is a LIN IP core from Siemens Digital Industries Software listed on Semi IP Hub.

How should engineers evaluate this LIN?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this LIN IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP