Vendor: Arasan Chip Systems Inc. Category: LIN

Host / device LIN controller IP

The LIN Controllers IP– Local Interconnect Network Controllers IPs are compliant to LIN 2.0, 2.1 & 2.2A Specifications.

Contact Provider Request Datasheet

Overview

The LIN Controllers IP– Local Interconnect Network Controllers IPs are compliant to LIN 2.0, 2.1 & 2.2A Specifications. Backward compliant to LIN 1.3 Specification as well. These can be integrated into systems through various simple AMBA-APB, AMBA-AHB or SRAM like interfaces that require LIN connectivity commonly used in automotive and industrial applications.

The LIN Controller cores are easy to integrate with the rest of the system using either AMBA-APB, AMBA-AHB standard interfaces or other SRAM like simple interfaces. This highly configurable design supports programmable Interrupts, data and baud rates, acceptance filters & buffering schemes specific to the application.

Key features

LIN Specifications Support

  •  Implements the LIN 2.0, 2.1 and 2.2A protocols
  •  Backward Compatible to LIN 1.3
  •  Fully Programmable to operate in Host or Device Mode
  •  Simple interfaces to the system through AMBA-APB, AMBA-AHB or other SRAM like interfaces
  •  Design size can optionally be further reduced using another APB to fetch configurations information from outside
  • Fully programmable data rates up to 20Kbits/s in Host Mode
  •  Automatic bit rate detection in register
  •  Configurable small data buffer
  •  Option for Clock synchronization
  •  Fully synchronous design
  •  Max. frequency supported up to 300MHz
  • Optional Safety-enhanced ASIL & ISO26262 compliance design

Advanced Features

  • Highly configurable design for data rate, baud-rate, interrupt sources and mix-bit options
  • Very low software overhead, future-proof design

RAS Features

  • Design supports enhanced checksum per channel
  • Robust Interrupt structure for Error managements

Block Diagram

Host / device LIN controller IP block diagram

Applications

  • Automotive
  •  Industrial

What’s Included?

  • System Verilog RTL Source Code
  •  A simplified Testbench with simulation models to run initial set of tests after release
  • Synthesizable Netlist
  • Synthesis Scripts and exception lists
  • Timing Report
  •  Protocol Compliance & Coverage Report
  •  Sample Firmware with Drivers
  • Application Notes

Specifications

Identity

Part Number
Host / device LIN controller IP
Vendor
Arasan Chip Systems Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Arasan Chip Systems Inc.
HQ: USA
Arasan Chip Systems, is a leading provider of IP for mobile storage and mobile connectivity interfaces with over a billion chips shipped with our IP. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP, Analog Mixed Signal PHY IP, Verification IP, HDK, and Software. Arasan has a focused product portfolio targeting mobile SoCs. The term Mobile has evolved over our two-decade history to include all things mobile – starting with PDA’s in the mid 90’s to smartphones to today’s Automobiles, Drones, and IoT. Arasan is at the forefront of this evolution of “Mobile” with its standards-based IP at the heart of Mobile SoCs.
Contact Arasan Chip Systems Inc.

Learn more about LIN IP core

The Future of Storage: From eMMC to the Blazing Speeds of UFS 5.0

In the world of mobile and embedded electronics, storage is no longer just about capacity; it’s about how fast that data can move. As we transition into an era of on-device AI and 8K video, the standards we rely on—UFS, eMMC, and NAND—are evolving rapidly.

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Vertically Integrated MIPI Solutions

The emerging MIPI standards are designed to ensure interoperability among devices and software that are used in products for the exploding hand-held market. The standards facilitate the interconnection of multiple, mixed-signal integrated circuit devices on a single hand-held product. Use of the standards ensures low power, low pin count and interoperability of all the devices in the system and easy integration.

Frequently asked questions about LIN IP cores

What is Host / device LIN controller IP?

Host / device LIN controller IP is a LIN IP core from Arasan Chip Systems Inc. listed on Semi IP Hub.

How should engineers evaluate this LIN?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this LIN IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP