Vendor:
SmartDV Technologies
Category:
LIN
LIN Verification IP
Local Interconnect Network (LIN) is a single-wire, serial communication protocol based on the UART interface that is gaining popu…
Overview
Local Interconnect Network (LIN) is a single-wire, serial communication protocol based on the UART interface that is gaining popularity as a sub-bus standard in the automotive industry. LIN Verification IP are reusable components that provide ready made verification environment. Compatible with Local Interconnect Network (LIN) specifications versions 1.3,2.0,2,1,2.2A, ISO 17987-3 and ISO 17987-6. Supports all the frame types such as Unconditional, Event-triggered, Sporadic, Diagnostic and Reserved frames.
LIN 2.2A Verification IP includes an extensive test suite covering most of the possible scenarios. It can perform all protocal tests and moreover it allows an easy generation of very high number of patterns and a set of specified patterns to stress the DUT.
LIN Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env
LIN Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.
Key features
- Compatible with Local Interconnect Network (LIN) specification versions 1.3,2.0,2.1 and 2.2A.
- Compliant with ISO 17987-3 and ISO 17987-6.
- Supports single Master and multiple Slaves.
- Supports test cases as per standard
- INTERNATIONAL STANDARD ISO 17987-6.
- Supports all frame types.
- Unconditional frames
- Event-triggered frames
- Sporadic frames
- Diagnostic frames
- Reserved frames
- Supports programmable clock frequency of operation.
- Simulates LIN cluster with number of nodes the user requires.
- These LIN nodes can be configured as Master or Slave nodes.
- The DUT can either be a LIN 2.2A master or slave device.
- Supports cluster go-to-sleep command, bus idle to sleep and wake up commands.
- Supports for segmented requests and segmented responses frames.
- Single Frame (SF)
- First Frame (FF)
- Consecutive Frames (CF)
- Supports for Node configuration handling.
- AssignNAD request message
- AssignNAD positive response message
- AssignFrameIdentifier request message
- AssignFrameIdentifier positive response message
- SaveConfiguration request message
- SaveConfiguration positive response message
- AssignFrameIdentifierRange request message
- AssignFrameIdentifierRange positive response message
- DataDump request message
- DataDump positive response message
- ReadByIdentifier request message
- ReadByIdentifier positive response message
- ReadByIdentifier negative response message
- Supports number of stop bits configuration.
- Supports the new break/sync field sequence detection.
- Supports all types of error insertion and detection
- Break length error
- Break delimiter error
- Sync start/stop error
- Sync pattern error
- PID start/stop error
- Parity error
- Data start/stop error
- Checksum start/stop error
- Checksum error
- Diagnostic frame errors
- Bit errors
- Master aborting in middle of transaction
- Header/Response timeout errors
- Segmented request/response frame errors
- Node configuration errors
- TBit width errors
- Supports Glitch insertion and detection
- Monitors, detects and notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
- Functional safety features (B: No certification, with safety features, in line with the development process)
- Allows creation of both random and directed testcases as well as constraints randomization.
- Status counters for various events on bus.
- Supports callbacks in monitor, slave and master BFMs for user processing of data.
- LIN Verification IP comes with complete testsuite to test every feature of LIN specification.
- Functional coverage for all features of LIN.
Block Diagram
LIN VIP block diagram
Benefits
- Faster testbench development and more complete verification of LIN designs.
- Easy to use command interface simplifies testbench control and configuration of slave and master.
- Simplifies results analysis.
- Integrates easily into Open Vera, SytemVerilog, Verilog and SystemC.
- Runs in every major simulation environment.
What’s Included?
- Complete regression suite containing all the LIN testcases.
- Examples showing how to connect various components, and usage of Master, Slave and Monitor.
- Detailed documentation of all class, task and function's used in verification env.
- Documentation also contains User's Guide and Release notes.
Specifications
Identity
Part Number
LIN VIP
Vendor
SmartDV Technologies
Type
Verification IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
SmartDV Technologies
HQ:
India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Learn more about LIN IP core
Understanding the LIN PHY (physical) layer
The physical layer of the Local Interconnection Network is a key part of this automotive networking standard; it has unique attributes of which designers should be aware.
New opportunities for automotive LIN interfaces
Bart Keppens, Sofics
VitaLLM: A Versatile and Tiny Accelerator for Mixed-Precision LLM Inference on Edge Devices
The authors present VitaLLM, a mixed-precision accelerator that enables ternary-weight large language models to run efficiently on edge devices. The design combines two compute cores—a multiplier-free TINT core for ternary–INT projections and a BoothFlex core that reuses a radix-4 Booth datapath for both INT8×INT8 attention and ternary–INT—sustaining utilization without duplicating arrays
GenAI for Systems: Recurring Challenges and Design Principles from Software to Silicon
Generative AI is reshaping how computing systems are designed, optimized, and built, yet research remains fragmented across software, architecture, and chip design communities. This paper takes a cross-stack perspective, examining how generative models are being applied from code generation and distributed runtimes through hardware design space exploration to RTL synthesis, physical layout, and verification.
ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
While Large Language Models (LLMs) show significant potential in hardware engineering, current benchmarks suffer from saturation and limited task diversity, failing to reflect LLMs’ performance in real industrial workflows. To address this gap, the authors propose a comprehensive benchmark for AI-aided chip design that rigorously evaluates LLMs across three critical tasks: Verilog generation, debugging, and reference model generation.
Frequently asked questions about LIN IP cores
What is LIN Verification IP?
LIN Verification IP is a LIN IP core from SmartDV Technologies listed on Semi IP Hub.
How should engineers evaluate this LIN?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this LIN IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.