Engineering Physics Center of MSU IP Cores

A programmable fully digital PLL designed to lock to an incoming clock source and produce an output clock.

• TSMC
• 16nm
• FFC
• Pre-Silicon

A programmable fully digital PLL designed to lock to an incoming clock source and produce an output clock.

• TSMC
• 28nm
• Silicon Proven