Vendor: CAST Category: SENT

SENT/SAE J2716 Transmitter

The CSENT-TX core implements a transmitter for the Single Edge Nibble Transmission (SENT) protocol.

Contact Provider Request Datasheet

Overview

The CSENT-TX core implements a transmitter for the Single Edge Nibble Transmission (SENT) protocol. It complies with the SAE J2716 standard and supports both synchronous and asynchronous transmission modes.

Under asynchronous mode, the core autonomously, without requiring any extra action from the host system, initiates transmission, as soon as data become available in its input-data register. Under synchronous mode, transmission is triggered by either the host system via the core’s control registers, or when the core receives a valid master trigger pulse via the SENT interface.

Designed for ease of use and integration, the core reports its status using two signals, one indicating that a transmission is in progress, and a second one reporting the completion of a frame's transmission. Furthermore, the CSENT-TX provides access to its control, status, and data registers via a 32-bit APB, or an AXI4 or a generic subordinate interface. Implementation of the core is straightforward, as the core contains no latches or tri-states, is fully synchronous with a single clock domain, and includes no multicycle or false paths.

The CSENT-TX core is designed with industry best practices, has been rigorously verified and is production proven.

SENT/SAE J2716 Transmitter

  • Fast Channel and Slow Channel
  • 4-bit CRC checking for Fast Channel and Slow Short Serial Message
  • 6-bit CRC checking for Slow Enhanced Serial Message
  • Option to include Status Nibble in the CRC checksum
  • Short (8-bit data) and Enhanced (12- or 16-bit data) Message Formats for Slow Channel
  • Asynchronous / Synchronous mode transmitter
  • Sensor’s Trigger Pulse (STP) protocol mode
  • Automatic data rate synchronization
  • Selectable data length (1 to 6 nibbles) and Pause pulse option
  • Supports inverted SENT protocol

Ease of Integration

  • 32-bit APB, AXI4, or generic subordinate interface
  • Optional Transmit FIFO of configurable size
  • Run-time programmable configuration registers
  • Synthesis-time defined reset values for all registers, enables data autonomous transmitting
  • LINT-clean, single-clock domain, scan-ready design

Block Diagram

CSENT-TX block diagram

What’s Included?

  • RTL source code or targeted FPGA netlist
  • SystemVerilog Testbench
  • Sample synthesis and simulation scripts
  • Documentation
  • IP XACT Register Definitions

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
CSENT-TX
Vendor
CAST

Provider

CAST
HQ: USA
CAST is a silicon intellectual property (IP) developer, aggregator, and integrator providing IP cores and subsystems since 1993. Our product line features both leading-edge and standards-based digital IP, including compression engines and image processing functions; 8051 microcontrollers and low-power 32-bit BA2X™ processors; industry-leading automotive interfaces; a complete family of SoC security modules; and a variety of peripherals, interfaces, and other IP cores. Our goal is to maximize IP benefits for our customers by delivering high quality, easy to use, cost effective solutions for real system development challenges. We minimize customer risk through rigorous development standards, complete deliverables with comprehensive documentation, and superlative customer support. We maximize customer value thorough competitive pricing and simple licensing—including royalty-free options—and long-term partnerships with all leading silicon providers and select technology leaders. Our product standards and business practices have been uniquely honed through successful projects with hundreds of systems designers since the very beginnings of the IP industry, making CAST one of the best IP partners available.
Contact CAST

Learn more about SENT IP core

JESD204 Frame Mapping explained from converter samples to lanes

The JESD204 Transport Layer oversees converter data mapping onto a set of JESD204 Lanes. The nature of these lanes is dependent on the version of the JESD204 standard and a function of the PCS and over the years despite the Serdes technology changing with ever increasing line rates, the function and features of the Transport Layer remained the same

Integrating PQC into StrongSwan: ML-KEM integration for IPsec/IKEv2

Integrating PQC into a widely deployed IKEv2 implementation is an important step toward making secure communication future-proof. We integrated ML-KEM, the NIST-standardized module-lattice KEM, into StrongSwan’s IKEv2 stack using our own KiviPQC-KEM hardware accelerator.

VESA Adaptive-Sync V2 Operation in DisplayPort VIP

In a computer system, both the GPU as well as the monitor have a certain rate at which they render or update an image, respectively. The rate is nothing but the frequency at which the image is refreshed (updated in the image it shows/displays), usually expressed in hertz, and can vary based on the content displayed on the screen.

Frequently asked questions about SENT IP cores

What is SENT/SAE J2716 Transmitter?

SENT/SAE J2716 Transmitter is a SENT IP core from CAST listed on Semi IP Hub.

How should engineers evaluate this SENT?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SENT IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP