Vendor: Digital Core Design Category: SENT

PSI5 IP Core Controller for Peripheral Sensor Interface 5 Communication

The DPSI5 is a hardware implementation of a controller for the Peripheral Sensor Interface (PSI5) protocol.

Contact Provider Request Datasheet

Overview

The DPSI5 is a hardware implementation of a controller for the Peripheral Sensor Interface (PSI5) protocol. This controller complies with the PSI5 protocol specification V2.3 and is designed for use in electronic control units (ECUs) to ensure communication with up to six sensors.

Data transmission from the sensor to the ECU is achieved through current modulation on the power supply line, with a data rate of 125 kbit/s or 189 kbit/s, using a Manchester decoder. Data transmission from the ECU to the sensor is performed via voltage modulation on the power supply.

The DPSI5 supports operation in asynchronous or synchronous mode and accommodates a wide range of sensor data word lengths (8 to 28 bits). It also provides message verification using either a CRC checksum or bit parity.

Key features

  • Supports bidirectional communication between ECU-to-sensor
  • Asynchronous or synchronous operation
  • Manchester decoder digital data transmission
  • Data transmission speed 125Kbit/s or 189 Kbit/s
  • Support up to 6 time slots between SYNC pulses
  • Configurable data word length from 8 to 28 bits
  • Configurable type of frame checking each slot
  • CRC or parity checking
  • 24 bits time stamp
  • Configurable RX FIFO
  • Fully synthesizable
  • Static synchronous design with positive edge clocking and synchronous reset
  • Scan test ready
  • Available system interface wrappers:
    • AMBA – APB / AHB / AXI Lite Bus
    • Altera Avalon Bus
    • Xilinx OPB Bus

Benefits

  • Comprehensive PSI5 Support: Fully compliant with the PSI5 standard, ensuring seamless integration with existing and future sensor systems.
  • High-Speed & Reliable Communication: Optimized for real-time data transfer with minimal latency and maximum reliability.
  • Flexible Configuration: Supports multiple communication modes and can be easily adapted to specific project requirements.
  • Low Power Consumption: Designed for energy-efficient applications, making it ideal for automotive and industrial environments.
  • Scalability & Customization: Can be tailored to meet the needs of different implementations, offering unmatched design flexibility.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
DPSI5
Vendor
Digital Core Design

Provider

Digital Core Design
HQ: Poland
Founded in 1999, Digital Core Design is a global leader in IP core development, specializing in microprocessor, microcontroller, and communication solutions. With a portfolio of over 100 IP cores, DCD continues to drive innovation in embedded systems, providing cutting-edge solutions for automotive, industrial, IoT, and security applications.
Contact Digital Core Design

Learn more about SENT IP core

JESD204 Frame Mapping explained from converter samples to lanes

The JESD204 Transport Layer oversees converter data mapping onto a set of JESD204 Lanes. The nature of these lanes is dependent on the version of the JESD204 standard and a function of the PCS and over the years despite the Serdes technology changing with ever increasing line rates, the function and features of the Transport Layer remained the same

Integrating PQC into StrongSwan: ML-KEM integration for IPsec/IKEv2

Integrating PQC into a widely deployed IKEv2 implementation is an important step toward making secure communication future-proof. We integrated ML-KEM, the NIST-standardized module-lattice KEM, into StrongSwan’s IKEv2 stack using our own KiviPQC-KEM hardware accelerator.

VESA Adaptive-Sync V2 Operation in DisplayPort VIP

In a computer system, both the GPU as well as the monitor have a certain rate at which they render or update an image, respectively. The rate is nothing but the frequency at which the image is refreshed (updated in the image it shows/displays), usually expressed in hertz, and can vary based on the content displayed on the screen.

Frequently asked questions about SENT IP cores

What is PSI5 IP Core Controller for Peripheral Sensor Interface 5 Communication?

PSI5 IP Core Controller for Peripheral Sensor Interface 5 Communication is a SENT IP core from Digital Core Design listed on Semi IP Hub.

How should engineers evaluate this SENT?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SENT IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP