Vendor: Synopsys, Inc. Category: PCIe / CXL IDE

PCIe 6.0 Integrity and Data Encryption Security Module

PCI Express is a ubiquitous interface for a wide variety of applications, from connecting accelerators and peripheral devices to …

Overview

PCI Express is a ubiquitous interface for a wide variety of applications, from connecting accelerators and peripheral devices to data center servers to their use in consumer electronics. PCI Express links carry high value information between the host and the peripheral and from endpoint to endpoint.

The Integrity and Data Encryption (IDE) Security IP Module for PCIe 6.x provides confidentiality, integrity, and replay protection against hardware-level attacks. IDE adds optional capabilities for PCIe devices to perform hardware encryption and integrity checking on packets transferred across PCIe links.

The IDE Security Module for PCIe 6.x offers seamless integration with the Controller for PCIe 6.x via the Transaction Layer Packets (TLP) interface as defined in the PCI-SIG IDE specification. This interface matches the data width used by the controller, e.g., 1024-bit or 512-bit, together with the maximum number of TLP prefixes to offer an optimal performance vs. area implementation.

The IDE extended capability registers are accessible from the Controller for PCIe 6.x, offering a clear view of the link capabilities during discovery and configuration timeframes.

The Secure PCIe Controllers with IDE provide support for the TEE Device Interface Security Protocol (TDISP), an Engineering Change Notice (ECN) released by PCI-SIG. TDISP standardized framework defines how to secure the interconnect between virtual machine hosts and devices, regardless of where the data center resides or who has access to the servers inside. The PCIe Controllers with IDE enable designers to build full TDISP support in their hyperscale SoCs and mitigate against data and system attacks to address the challenges of virtualized cloud security.

Interoperability between the IDE Security Module and Controller for PCIe 6.x is part of the development process, offering customers version compatibility and reference integration templates.

Key features

  • Compliant with PCI Express IDE specification
  • Support for TDISP
  • High-performance AES-GCM based packet encryption, decryption, authentication
  • Seamless integration with Synopsys controllers via TLP packet-based interface
  • FLIT mode support
  • Support for PCIe 6.0, 5.0, 4.0 and 3.1 data rates
  • Supports all required features of PCIe 6.0.1, PCIe 6.1 and PCIe 6.2
  • Customer configurable
    • Aligns with PCIe controller’s configuration options
    • Scalable data bus width: 128, 256, 512, 1024
    • Lanes: x1, x2, x4, x8, x16, x32
  • Optimized for area, performance & latency
  • FIPS 140-3 certification test mode
  • Multi-stream support
  • PCRC calculation & validation
  • Efficient key control & refresh

Block Diagram

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
security-pcie6-ide
Vendor
Synopsys, Inc.

Provider

Synopsys, Inc.
HQ: USA
Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs. The broad Synopsys IP portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate IP integration, software development, and silicon bring-up, Synopsys’ IP Accelerated initiative provides architecture design expertise, pre-verified and customizable IP subsystems, hardening, and signal/power integrity analysis. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.

Learn more about PCIe / CXL IDE IP core

The Evolution of CXL.CacheMem IDE: Insights into CXL3.0 Security Feature

In continuation of our series on IDE blogs, Why IDE Security Technology for PCIe and CXL?, Verification of Integrity and Data Encryption (IDE) for PCIe Devices, and Verification of Integrity and Data Encryption (IDE) for CXL Devices, this blog focuses on CXL3 IDE verification changes from CXL2.0.

Cryptography Does Not Equal Security

At Rambus, we often receive RFIs, RFPs and RFQs for security silicon IP cores to be used in our customer’s next semiconductor product. Such requests often contain a long shopping list of required cryptographic algorithms, their modes of operation, their key lengths or strengths and performance and sizing requirements.

Frequently asked questions about PCIe / CXL IDE IP cores

What is PCIe 6.0 Integrity and Data Encryption Security Module?

PCIe 6.0 Integrity and Data Encryption Security Module is a PCIe / CXL IDE IP core from Synopsys, Inc. listed on Semi IP Hub.

How should engineers evaluate this PCIe / CXL IDE?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PCIe / CXL IDE IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP