Vendor: SmartDV Technologies Category: MIPI

MIPI SPMI Synthesizable Transactor

MIPI SPMI Synthesizable Transactor provides a smart way to verify the MIPI SPMI component of a SOC or a ASIC in Emulator or FPGA …

Contact Provider Request Datasheet

Overview

MIPI SPMI Synthesizable Transactor provides a smart way to verify the MIPI SPMI component of a SOC or a ASIC in Emulator or FPGA platform. MIPI SPMI Synthesizable Transactor provides an smart way to verify the MIPI SPMI bi-directional two-wire bus. The SmartDV's MIPI SPMI Synthesizable Transactor is fully compliant with versions 1.0 and 2.0 MIPI Alliance specification for System power management Interface and provides the following features.

Key features

  • Supports 1.0 and 2.0 MIPI SPMI Specification
  • Supports Full MIPI SPMI Master and Slave functionality
  • Operates as a Master, Slave, or both
  • Supports all topologies as per the MIPI SPMI specification
  • Supports multiple slaves and multiple masters
  • Compares read data with expected results
  • Support for slave requests through Alert bit
  • Support for slave request hold
  • Supports following master bus connecting on bus
    • Connecting by detecting SSC
    • Connecting by detecting Bus idle
    • Connecting by detecting Bus arbiration
  • Supports following frames
    • Command Frame
    • Data/Address Frame
    • No Response Frame
  • Supports all types of SPMI commands
  • Supports ACK/NACK generation as per 2.0 specs
  • Supports various kind of Master and Slave errors generation
    • Undefined command frame
    • Command frame with parity error
    • Command frame length error
    • Address frame with parity error
    • Data frame with parity error
    • Read of unused register
    • Write of an unused register
    • Read using the broadcast ID or a GSID
    • ACK/NACK errors
  • Supports glitch monitor and injection
    • Support injection of glitch at all positions of SDATA
    • Support injection of glitch at all positions of SCLK
    • Supports detection of glitches
  • Supports extended register read/writes
  • Supports optional signal also
  • Supports device enumeration
  • Supports master and slave arbitration
  • Supports bus-accurate timing
  • Supports half speed
  • Status counters for various events in bus
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations
  • MIPI SPMI Synthesizable Transactor comes with complete testsuite to test every feature of MIPI SPMI specification

Block Diagram

MIPI SPMI Transactor block diagram

Benefits

  • Compatible with testbench writing using SmartDV's VIP
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms

What’s Included?

  • Synthesizable transactors
  • Complete regression suite containing all the MIPI SPMI testcases
  • Examples showing how to connect various components, and usage of Synthesizable Transactor
  • Detailed documentation of all DPI, class, task and functions used in verification env
  • Documentation also contains User's Guide and Release notes

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
MIPI SPMI Transactor
Vendor
SmartDV Technologies
Type
Silicon IP

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about MIPI IP core

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is MIPI SPMI Synthesizable Transactor?

MIPI SPMI Synthesizable Transactor is a MIPI IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP