Vendor: SmartDV Technologies Category: MIPI

MIPI HTI Synthesizable Transactor

The MIPI HTI Synthesizable Transactor is compliant with version 1.0 specifications and verifies MIPI HTI interfaces.

Contact Provider Request Datasheet

Overview

The MIPI HTI Synthesizable Transactor is compliant with version 1.0 specifications and verifies MIPI HTI interfaces. MIPI HTI is build on top of it to make it robust. MIPI HTI Synthesizable Transactor provides a smart way to verify the MIPI HTI component of a SOC or a ASIC in Emulator or FPGA platform. MIPI HTI Synthesizable Transactor is developed by experts in networking, who have developed networking products in companies like Intel, Cortina-Systems, Emulex, Cisco. We know what it takes to verify a networking product.

Key features

  • Supports MIPI HTI version 1.0 specification
  • Supports Point-to-point topology (Multiple lanes)
  • Supports up to 8 lanes
  • Supports NRZ line encoding
  • Supports full of unidirectional duplex from TX to RX
  • Supports Aurora 8b/10b Encode and Decode functions
  • Supports test pattern LFSR
  • Supports user flow control (UFC )
  • Supports following bit rates:
    • 1.62 Gbps
    • 1.65 Gbps
    • 2.5 Gbps
    • 2.7 Gbps
    • 3 Gbps
    • 3.125 Gbps
    • 3.4 Gbps
    • 4.2 Gbps
    • 5 Gbps
    • 5.4 Gbps
    • 6 Gbps
    • 6.25 Gbps
    • 8 Gbps
    • 8.1 Gbps
    • 8.5 Gbps
    • 10 Gbps
    • 10.3125 Gbps
    • 12 Gbps
    • 12.5 Gbps
  • Support following 8b/10b error insertion and detection:
    • Invalid K character injection
    • Injection of disparity errors
    • Wrong K character injection
  • Supports Full MIPI HTI Transmitter and Receiver functionality
  • Detects and notifies the test bench of all protocol and timing errors.
  • Status counters for various events in bus.
  • MIPI HTI Verification IP comes with complete test suite to test every feature of MIPI HTI specification.

Block Diagram

MIPI HTI Transactor block diagram

Benefits

  • Compatible with testbench writing using SmartDV's VIP
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms

What’s Included?

  • Synthesizable transactors
  • Complete regression suite containing all the MIPI HTI testcases
  • Examples showing how to connect various components, and usage of Synthesizable Transactor
  • Detailed documentation of all DPI, class, task and functions used in verification env
  • Documentation contains User's Guide and Release notes

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
MIPI HTI Transactor
Vendor
SmartDV Technologies
Type
Silicon IP

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about MIPI IP core

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is MIPI HTI Synthesizable Transactor?

MIPI HTI Synthesizable Transactor is a MIPI IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP