Vendor: T2M GmbH Category: LIN

Local Interconnect Network (LIN) Soft Controller IP

The DLIN is a soft core of the Local Interconnect Network (LIN).

Contact Provider Request Datasheet

Overview

The DLIN is a soft core of the Local Interconnect Network (LIN). This interface is a serial communication protocol, primarily designed to be used in automotive applications. Compared to the CAN, The LIN is slower, but thanks to its simplicity, it is much more cost effective. Our Core is ideal for communication in intelligent sensors and actuators, where the bandwidth and versatility of the CAN is not required. The DLIN core provides an interface between a microprocessor / microcontroller and LIN bus. It can work as a master or slave LIN node, depending on a work mode determined by the microprocessor / microcontroller. This controller supports transmission speed between 1 and 20kb/s, which allows it to transmit and receive LIN messages compatible to LIN 1.3., LIN 2.1, and the newest 2.2 specification.

Key features

  • Conforms with LIN 1.3, LIN 2.1 and LIN 2.2 specification.
  • Automatic LIN Header handling
  • Automatic Re-synchronization
  • Data rate between 1Kbit/s and 20 Kbit/s
  • Master and Slave work mode
  • Time-out detection
  • Extended error detection
  • “Break-in-data” support
  • Available system interface wrappers:
  • AMBA – APB Bus
  • Altera Avalon Bus
  • Xilinx OPB Bus

Applications

  • Automotive
  • Industrial
  • Embedded communication systems

What’s Included?

  • Source code:
  • VHDL Source Code or/and
  • VERILOG Source Code or/and
  • Encrypted, or plain text EDIF
  • VHDL & VERILOG test bench environment
  • Active-HDL automatic simulation macros
  • ModelSim automatic simulation macros
  • Tests with reference responses
  • Technical documentation
  • Installation notes
  • HDL core specification
  • Datasheet
  • Synthesis scripts
  • Example application
  • Technical support

Specifications

Identity

Part Number
LIN FlexD Controller IP
Vendor
T2M GmbH
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

T2M GmbH
T2M GmbH is the leading Global Technology Company supplying state of the art complex semiconductor connectivity IPs and KGDs, enabling the creation of complex connected devices for Mobile, IoT and Wearable markets. T2M's unique SoC White Box IPs are the design database of mass production RF connectivity chips supporting standards including Wifi, BT, BLE, Zigbee, NFC, LTE, GSM, GNS. They are available in source code as well as KGD for SIP / modules. With offices in USA, Europe, China, Taiwan, South Korea, Japan, Singapore and India, T2M’s highly experienced team provides local support, accelerating product development and Time 2 Market.
Contact T2M GmbH

Learn more about LIN IP core

Understanding the LIN PHY (physical) layer

The physical layer of the Local Interconnection Network is a key part of this automotive networking standard; it has unique attributes of which designers should be aware.

VitaLLM: A Versatile and Tiny Accelerator for Mixed-Precision LLM Inference on Edge Devices

The authors present VitaLLM, a mixed-precision accelerator that enables ternary-weight large language models to run efficiently on edge devices. The design combines two compute cores—a multiplier-free TINT core for ternary–INT projections and a BoothFlex core that reuses a radix-4 Booth datapath for both INT8×INT8 attention and ternary–INT—sustaining utilization without duplicating arrays

GenAI for Systems: Recurring Challenges and Design Principles from Software to Silicon

Generative AI is reshaping how computing systems are designed, optimized, and built, yet research remains fragmented across software, architecture, and chip design communities. This paper takes a cross-stack perspective, examining how generative models are being applied from code generation and distributed runtimes through hardware design space exploration to RTL synthesis, physical layout, and verification.

ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design

While Large Language Models (LLMs) show significant potential in hardware engineering, current benchmarks suffer from saturation and limited task diversity, failing to reflect LLMs’ performance in real industrial workflows. To address this gap, the authors propose a comprehensive benchmark for AI-aided chip design that rigorously evaluates LLMs across three critical tasks: Verilog generation, debugging, and reference model generation.

Frequently asked questions about LIN IP cores

What is Local Interconnect Network (LIN) Soft Controller IP?

Local Interconnect Network (LIN) Soft Controller IP is a LIN IP core from T2M GmbH listed on Semi IP Hub.

How should engineers evaluate this LIN?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this LIN IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP