Vendor: Chip Interfaces ApS Category: CPRI

CPRI 7.0

mature, silicon proven and silicon agnostic IP core conforming to CPRI 7.0 specifications The Common Public Radio Interface (CPRI…

Overview

Highly mature, silicon proven and silicon agnostic IP core conforming to CPRI 7.0 specifications

The Common Public Radio Interface (CPRI) 7.0 core is a silicon agnostic implementation of the CPRI 7.0 specification, which is targeting both ASIC and FPGAs CPRI. CPRI is a high-speed serial interface designed to meet or exceed the requirements of base band systems, C-RAN switches, Digital Front-End (DFE) processors or advanced test systems. With its extreme flexibility and reduced logic consumption, the CPRI 7.0 IP core is the perfect match whether the application is REC (Radio Equipment Controller) or RE (Radio Equipment).

The core can be dynamically configured to handle wireless multi-mode radio systems implementing deterministic latency features and high-performance throughputs required by LTE-A and 5G radio base stations.

The CPRI cores come in several versions to suit any implementation scenario whether speed, a compact size or a wide feature set is required.

Key features

  • Delivering Performance
    • CPRI Specification V7.0 full feature set implemented
    • Modular design with full feature set available
    • Up to 64 antenna carriers per core
    • Supports line-rates 1-10 (up to 24.33024 Gbps)
    • Dynamic mapping configuration
  • Richly Featured
    • All mapping methods available (1, 2 and 3)
    • Size optimized Ethernet GMII interface
    • Accurate delay measurements and calibration
    • Daisy Chaining Interface
    • Rate Auto-Negotiation
    • RS-FEC
    • Scrambling
    • PCS with Delay Measurement 64B 66B
    • Sample Widths 8-16 bits
  • Easy to use
    • Testbench with typical system configuration and examples
    • Easy integration
  • Silicon Agnostic
    • Designed in VHDL and targeting both ASICs and FPGAs

Block Diagram

Benefits

  • Test Environment: CPRI 7.0 IP is tested against a VIP model in UVM regression for full functional coverage
  • Silicon Agnostic: Optimized for ASIC but can be synthesized for most FPGAs
  • Interoperability Tested: Multiple field deployments and tested against CPRI references
  • Radio Expertise: IP with rich feature set designed by pioneers in radio solutions
  • Active Support: All support is actively provided by engineers directly

What’s Included?

  • The IP Core can be delivered in Source code or Encrypted format.
  • The following deliverables will be provided with the IP Core license:
    • Solid documentation, including User Manual and Release Note.
    • Simulation Environment, including Simple Testbed, Test case, Test Script.
    • Timing Constraints in Synopsys SDC format.
    • Access to support system and direct support from Chip Interfaces Engineers.
    • Synopsys Lint and CDC (optional)

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
CPRI 7.0
Vendor
Chip Interfaces ApS

Provider

Chip Interfaces ApS
HQ: Denmark
Chip Interfaces is your trusted partner for digital high-performance IP cores that meet the demanding requirements of next-generation applications. With a proven track record of delivering cutting-edge IP solutions, Chip Interfaces is a partner you can trust for your next project. We consider ourselves at the forefront of innovation, empowering chip designers to achieve exceptional performance and reliability, through significant investments in next generation technologies. Our wide range of digital IP cores encompasses JESD204, MIPI, Interlaken, CPRI/eCPRI, and RSFECs. Chip Interfaces silicon-agnostic and customizable IPs are interoperability tested with leading PHY providers, verified using the latest UVM regression techniques, and validated in test beds to ensure seamless integration with a wide range of other components and hardware platforms. This commitment to interoperability, verification and validation simplifies the design process and minimizes the risk of integration issues and ensures quality. We provide comprehensive support throughout the entire IP implementation process, and Chip Interfaces offers direct support from the engineers who designed and developed the IP cores. This unparalleled access to IP experts ensures timely and accurate guidance, enabling faster time to market. Our commitment to quality and excellence, coupled with our true wish to make our customers succeed, positions us as a trusted partner for your next project.

Learn more about CPRI IP core

Why What Where DIFI and the new version 1.3

This article will introduce the main concepts of the Digital Intermediate Frequency Interoperability (DIFI) standard including the new features introduced in version 1.3.  With no assumptions of prior knowledge from the reader this should serve as an introduction to the standard but also for those familiar with DIFI raise awareness of the added features of link establishment in new standard version.

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

At the recent ECOC 2025 conference in Copenhagen, Cadence showcased its key role in enabling the future of AI infrastructure with live silicon demonstrations of several essential IP technologies for emerging 800G and 1.6T networks. Powered by Cadence's 224G SerDes IP, Cadence's Ultra Accelerator Link (UALink 1.0) scale-up and Ultra Ethernet scale-out networking solutions deliver the performance, flexibility, and interoperability needed for next-generation AI factories and hyperscale data centers.

O-RAN Fronthaul Security using MACsec

With 5G being deployed for time-sensitive applications, security is becoming an important consideration. At the same time, Open Radio Access Networks (RAN) are gaining more interest from mobile carriers and governments. Yet, Open RAN networks have serious security challenges, especially in the RAN fronthaul where there are strict timing requirements. This paper proposes MACsec as an efficient data link layer security solution that can assist in meeting these challenges.

Seize the Ethernet TSN Opportunity

The following sections will take a look at the major Ethernet performance issues and how the extensions address those shortcomings. This will be followed by an overview of the applications of TSN for 5G, industrial automation, automotive invehicle communications and avionics. The paper will conclude with a description of Ethernet TSN solutions offered by Comcores.

Part 2: Opening the 5G Radio Interface

Carriers are now deploying 5G across the globe driven by the need to keep up with relentless mobile data growth. 5G New Radio (NR) operates at higher frequencies to increase bandwidth, but at the expense of range. There will therefore be a need for a much larger number of 5G RUs to provide the same coverage. The availability of cost-effective, reliable and open 5G radio units is therefore critical.

Frequently asked questions about CPRI IP cores

What is CPRI 7.0?

CPRI 7.0 is a CPRI IP core from Chip Interfaces ApS listed on Semi IP Hub.

How should engineers evaluate this CPRI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPRI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP