Low-loss compression of CPRI baseband data
This paper describes a method of using Mu-Law compression for Gaussian-like waveforms – for example, baseband IQ data, as used in CPRI interfaces.
Vendor:
SmartDV Technologies
Category:
CPRI
eCPRI Verification IP
The SmartDV's eCPRI Verification IP is fully compliant with eCPRI Specification V2.0 and verifies eCPRI interfaces.
Overview
The SmartDV's eCPRI Verification IP is fully compliant with eCPRI Specification V2.0 and verifies eCPRI interfaces. It includes an extensive test suite covering most of the possible scenarios. It performs all possible protocol tests in a directed or a highly randomized fashion which adds the possibility to create the widest range of scenarios to verify the DUT effectively.
eCPRI Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env
eCPRI Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.
Key features
- Compliant with eCPRI Specification V2.0.
- Complete eCPRI Tx/Rx functionality.
- Supports the eCPRI layer of the eCPRI specification.
- Supports 5G and enables increased efficiency.
- Supports Ethernet 10G/25G/40G/100G Ethernet Speeds
- Supports the following message types.
- IQ Data
- Bit sequence
- Real time control data
- Generic data transfer
- Remote memory access
- One way Delay Measurement
- Remote reset
- Event Indication
- IWF start-up
- IWF operation
- IWF mapping
- IWF delay control
- Vendor Specific
- Supports Control and Management data transfer.
- Supports data transfer through Ethernet/UDP/IP Interfaces.
- Full support for IEEE 1588-2008 and IEEE 1588-2019
- Supports delay management.
- Supports 8B/10B line coding
- Supports insertion of scrambler errors.
- Detects and reports all the errors in Ethernet and CPRI layer
- Glitch insertion and detection.
- Monitors, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
- Supports constraints Randomization.
- Status counters for various events on bus.
- Supports bus accurate timing and timing checks.
- Callbacks in Master, Slave and Monitor for user processing of data.
- eCPRI Verification IP comes with complete test suite to test every feature of eCPRI specification.
- Functional coverage for complete eCPRI features.
Block Diagram
eCPRI VIP block diagram
Benefits
- Faster testbench development and more complete verification of eCPRI designs.
- Easy to use command interface simplifies testbench control and configuration of Master and Slave.
- Simplifies results analysis.
- Runs in every major simulation environment.
What’s Included?
- Complete regression suite containing all the eCPRI testcases.
- Examples showing how to connect various components, and usage of Master,Slave and Monitor.
- Detailed documentation of all class, task and function's used in verification env.
- Documentation contains User's Guide and Release notes.
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
eCPRI VIP
Vendor
SmartDV Technologies
Provider
SmartDV Technologies
HQ:
India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Learn more about CPRI IP core
Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet
At the recent ECOC 2025 conference in Copenhagen, Cadence showcased its key role in enabling the future of AI infrastructure with live silicon demonstrations of several essential IP technologies for emerging 800G and 1.6T networks. Powered by Cadence's 224G SerDes IP, Cadence's Ultra Accelerator Link (UALink 1.0) scale-up and Ultra Ethernet scale-out networking solutions deliver the performance, flexibility, and interoperability needed for next-generation AI factories and hyperscale data centers.
O-RAN Fronthaul Security using MACsec
With 5G being deployed for time-sensitive applications, security is becoming an important consideration. At the same time, Open Radio Access Networks (RAN) are gaining more interest from mobile carriers and governments. Yet, Open RAN networks have serious security challenges, especially in the RAN fronthaul where there are strict timing requirements. This paper proposes MACsec as an efficient data link layer security solution that can assist in meeting these challenges.
Seize the Ethernet TSN Opportunity
The following sections will take a look at the major Ethernet performance issues and how the extensions address those shortcomings. This will be followed by an overview of the applications of TSN for 5G, industrial automation, automotive invehicle communications and avionics. The paper will conclude with a description of Ethernet TSN solutions offered by Comcores.
Part 2: Opening the 5G Radio Interface
Carriers are now deploying 5G across the globe driven by the need to keep up with relentless mobile data growth. 5G New Radio (NR) operates at higher frequencies to increase bandwidth, but at the expense of range. There will therefore be a need for a much larger number of 5G RUs to provide the same coverage. The availability of cost-effective, reliable and open 5G radio units is therefore critical.
Accelerating 5G virtual RAN deployment
This whitepaper provides an overview of the O-RAN Alliance and the value provided by O-RAN to the carrier industry along with a brief introduction to Comcores, our O-RAN solutions and our role in the O-RAN eco-system.
Frequently asked questions about CPRI IP cores
What is eCPRI Verification IP?
eCPRI Verification IP is a CPRI IP core from SmartDV Technologies listed on Semi IP Hub.
How should engineers evaluate this CPRI?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPRI IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.