Vendor: MAXVY Technologies Pvt Ltd Category: Video Transport

A-PHY VIP

MIPI A-PHY v1.0 is a physical layer communication protocol designed for automotive applications, including driver assistance, aut…

Verification IP View all specifications

Overview

MIPI A-PHY v1.0 is a physical layer communication protocol designed for automotive applications, including driver assistance, autonomous driving, and surround-sensor systems such as cameras and in-vehicle displays. With a long-reach capability of up to 15 meters, A-PHY provides an asymmetric point-to-point data link that supports one-way fast data and two-way control data transmission, along with optional power delivery, all through a single cable. The protocol boasts a low packet error rate (PER) of 10-19 and high immunity to electromagnetic interference (EMI). Data can be transmitted at rates of 2, 4, 8, 12, or 16Gbit/s, with the potential to reach 48Gbit/s in the future. A-PHY natively supports the MIPI CSI-2 and MIPI DSI-2 protocols commonly used in mobile devices and automotive applications, as well as VESA DisplayPort and Embedded DisplayPort. A key advantage of A-PHY is its ability to eliminate the need for bridge ICs, enabling seamless integration. Furthermore, the Memorandum of Understanding (MOU) signed by the MIPI Alliance and IEEE Standards Association paves the way for the adoption of other MIPI specifications as IEEE standards in the future, including the upcoming A-PHY protocol adaptation layers for MIPI CSI-2 and DSI-2.

Key features

  • Supports MIPI A-PHY specification 1.0 and 1.1
  • Supports single lane and dual lane, point-to-point and serial communication technology
  • Supports PHY layer and Data link layer features
  • Provides a main unidirectional data stream and a bi-directional low-throughput command and control data stream
  • Rich set of configuration parameters to control MIPI A-PHY functionality
  • Supports APPI interface between MIPI A-PHY
  • Supports multiple speed gears ranging from 2Gbps up to 32 Gbps
  • Supports 5 discrete Downlink Gears: G1, G2, G3, G4, and G5 and Uplink shall be 200Mbps at U1 and U2 gears
  • Supports two types of profiles: Profile 1 (P1-NRZ 8B/10B) and Profile 2 (P2-PAM 4, 8, 16)
  • Supports clock recovery to reach the proper port rate
  • Supports Re-transmission request/ACK types
  • Supports Scrambler as per specs
  • Supports two types of Startup Procedure: Mission Mode startup and Unidirectional startup
  • Supports Wake-Up protocol and below Mode of operation: Non-active Mode and Active Mode
  • Supports below Data Link feature: Link service, Local function, Multi-port function, and Network function
  • Monitors, detects, and notifies the test bench of significant events such as transactions, warnings, timing, and protocol violations
  • Supports constraints Randomization
  • MIPI A-PHY Verification IP comes with a complete test suite to test every feature of MIPI A-PHY specification
  • Functional coverage for complete MIPI A-PHY features

Specifications

Identity

Part Number
A-PHY VIP
Vendor
MAXVY Technologies Pvt Ltd
Type
Verification IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

MAXVY Technologies Pvt Ltd
HQ: India
MAXVY is a fast growing company which is currently engaged in the fields of Semiconductor. We offer our services to shape your concept to products (Silicon Chips), which includes Embedded Product Design, RTL design and Verification, Analog and Mixed Signal System Design and Analysis, Physical Design etc...

Learn more about Video Transport IP core

Enabling High Performance SoCs Through Multi-Die Re-use

This paper gives a high-level overview of a technique for rapid design of new IC designs using multiple dice packaged in a variety of aggregations allowing for differnent performance levels and price points to be achieved. The technique relies on a new high-bandwidth low pin-count communication channel between two or more dice.

An HDTV SoC Based on a Mixed Circuit-Switched / NoC Interconnect Architecture (STBus/VSTNoC)

This paper presents the interconnect solution adopted for an HDTV SoC developed in HVD division of STM. The SoC is a one-chip satellite HDTV set-top box IC developed in 65nm technology. The interconnect of this HDTV SoC is the first in STM implementing a mixed archi­tecture based on the circuit-switched interconnect named STBus and the new NoC interconnect named VSTNoC.

Frequently asked questions about Video Transport IP cores

What is A-PHY VIP?

A-PHY VIP is a Video Transport IP core from MAXVY Technologies Pvt Ltd listed on Semi IP Hub.

How should engineers evaluate this Video Transport?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Transport IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP