200G/400G Ethernet Subsystem
The 400G High Speed Ethernet (400G HSEC) Subsystem provides the 400G Ethernet Media Access Control (MAC) with a Physical Coding S…
Overview
The 400G High Speed Ethernet (400G HSEC) Subsystem provides the 400G Ethernet Media Access Control (MAC) with a Physical Coding Sublayer (PCS) including Reed-Solomon Forward Error Correction (RS-FEC) or a standalone 400GAUI-16 PCS/PMA with RS-FEC.
The 400G Ethernet Subsystem is designed to the IEEE 802.3bs standard. Increased demand from mobile traffic and cloud computing is forcing next generation routers and switches to 400G and beyond.
Key features
- Designed to IEEE 802.3bs standard
- Includes complete Ethernet MAC and PCS/PMA functions (including RS-FEC), or standalone PCS/PMA (including RS-FEC)
- LBUS packet-oriented user interface
- Comprehensive statistics gathering
- Status signals for all major functional indicators
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Ethernet IP core
UA Link PCS customizations from 800GBASE-R Ethernet PCS Clause 172
Three Ethernet Design Challenges in Industrial Automation
Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet
Ultra Ethernet Security: Protecting AI/HPC at Scale
Frequently asked questions about Ethernet IP cores
What is 200G/400G Ethernet Subsystem?
200G/400G Ethernet Subsystem is a Ethernet IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this Ethernet?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.