Innovative Silicon's Z-RAM Technology Meets Low Voltage and Bulk Silicon Requirements of DRAM Memory Manufacturers
Test Chip Generated at Hynix Demonstrates Z-RAM Technology is the Lowest Cost and Lowest Power DRAM Replacement Technology
SANTA CLARA, Calif. -- March 17, 2010 -- Innovative Silicon, Inc. (ISi), developer of the Z-RAM® zero-capacitor, floating body (FB) memory technology, today announced two major breakthroughs to its Z-RAM technology. First, bit cell operating voltage has been reduced to below one volt (1V), making it the industry’s lowest-voltage FB memory bit cell and the first to be on-par with traditional DRAM voltages. Second, Z-RAM technology is now constructed on bulk silicon – without the requirement for expensive silicon on insulator (SOI) substrates – by using the 3D transistor structures preferred by the major DRAM manufacturers. With these enhancements, which have been substantiated on a test chip manufactured by Hynix Semiconductor, ISi has demonstrated that the Z-RAM technology is the only DRAM memory replacement technology that is lower-cost than traditional DRAM at the latest sub-40nm nodes. Moreover, the Z-RAM technology can meet DRAM requirements for low power consumption, low-voltage operation, and the latest Double Data Rate (DDRx) performance levels.
“The DRAM market, the largest of the memory markets, is facing phenomenal challenges in migrating to future process nodes”
“We are very excited about the upgrades to our Z-RAM technology, as they tackle, head-on, the requirements of the large memory manufacturers to have the technology available on bulk silicon and with lower costs than any other DRAM technology – including conventional DRAM,” said Mark-Eric Jones, president and CEO of Innovative Silicon. “Conventional DRAM has been the low cost, random-access memory technology for 40 years, but the memory industry is on the verge of transitioning to the capacitor-free Z-RAM technology.”
Pierre Fazan, chairman and CTO of ISi adds, “The Z-RAM technology now has all of the key ingredients to fully replace stand-alone DRAM. It is implemented on bulk silicon and has demonstrated cell operating voltages below 1V with no degradation to its multi-second static retention time, and delivers greater than a 1000x improvement in dynamic or ‘disturb’ retention time. The Z-RAM technology’s operating voltage is now 50 to 75 percent lower than any other floating body or thyristor memory announced to date, and it is the only FB memory technology to cover the entire ITRS memory roadmap.”
Dr. Sungjoo Hong, VP of DRAM R&D at Hynix Semiconductor, commented, “Our collaborative efforts with ISi continue to be fruitful. The advances in power and voltage demonstrated in our 54nm test chips show that the Z-RAM technology has solved the most challenging issues we have seen with floating-body memories. These results validate that the Z-RAM technology has great potential to replace conventional DRAM over the next few memory generations.”
“The DRAM market, the largest of the memory markets, is facing phenomenal challenges in migrating to future process nodes,” said Jim Handy, of Objective Analysis. “Floating body technology is poised to solve some of those challenges, and now with Z-RAM on bulk substrates and running at DRAM-level voltages, Innovative Silicon is in a good position to help the industry continue to deliver cost reductions consistent with Moore's Law.”
A paper jointly authored by Z-RAM licensee Hynix and ISi which describes the “Remarkable Low Voltage Operation of Z-RAM” has been submitted to the 2010 VLSI Technology Symposium. The paper will reveal more details of the cell operating voltages. Innovative Silicon will publish more details on lower-voltage operation later in 2010.
About Innovative Silicon
Innovative Silicon, Inc. (ISi) licenses its ultra-dense Z-RAM® floating body memory technology to stand-alone DRAM manufacturers so they may manufacture the lowest-cost, most-advanced memory ICs. Licensees include Hynix Semiconductor for use in advanced DRAM chips. The heart of the Z-RAM floating body technology is the “zero-capacitor,” single-transistor bit cell that eliminates the complex capacitor found in today’s DRAM technologies – making it the world’s lowest-cost and most-scalable memory technology. The company has closed in excess of $50 million in venture capital funding, received numerous industry awards, has been granted over 50 patents, and established R&D, engineering and support centers in Europe, Asia and North America. For more information see www.z-ram.com.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- NEO Semiconductor Reveals a Performance Boosting Floating Body Cell Mechanism for 3D X-DRAM during IEEE IMW 2024
- Floating point unit added to Coldfire with enhanced core
- Infineon hopes to influence market direction by floating SDSL spec
- Infineon Adds to its Core Processor Design Portfolio; Announces Floating Point Unit for TriCore Unified Processor Architecture
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers