Xilinx Announces Industry's First Low Latency 25G Ethernet IP for FPGAs to Address Throughput Challenges in Data Center Applications
Company demonstrates new 25G Ethernet MAC and PCS LogiCORE IP at Supercomputing 2014
SAN JOSE, Calif. -- Nov. 12, 2014 -- Xilinx, Inc. (NASDAQ: XLNX) today announced the industry's first low latency 25G Ethernet IP for FPGAs to address throughput challenges in data center applications. The low latency 25G Ethernet MAC and PCS LogiCORE™ IP solution helps to reduce data center CapEx by providing a migration path from 10G to 25G links and delivers a drastic increase in performance by more than doubling the front panel bandwidth between top of rack switches and servers (10G to 25G). This unique industry offering also supports the new 25G Ethernet Consortium specification and will be aligned with the industry's continuing advancements in next-generation processors, which are doubling their performance for tomorrow's data center servers. Xilinx is demonstrating the 25G Ethernet MAC and PCS LogiCORE IP solution at Supercomputing, November 17-20, 2014, Booth #3903 and #4006, Ernest N. Morial Convention Center, New Orleans, Louisiana. The live demonstration utilizes two Virtex® UltraScale™ VCU107 boards communicating over four channels of 25G Ethernet through 5 meters of direct attached copper cable and two QSFP+ modules.
Availability
The 25G Ethernet MAC and PCS LogiCORE IP solution is available for early access customers. For more information, please contact your local sales representative or visit http://www.xilinx.com/esp/datacenter/data_center_ip.htm
About Xilinx
Xilinx is the world's leading provider of All Programmable FPGAs, SoCs, and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.
Related Semiconductor IP
- 25G Ethernet Intel® FPGA IP
- 25G Ethernet PHY in TSMC (16nm, 12nm, N7)
- 25G Ethernet PHY in GF (14nm)
- 25G MR Ethernet PHY, TSMC 7FF x4 North/South (vertical) poly orientation
- 25G MR Ethernet PHY, TSMC 7FF x2 North/South (vertical) poly orientation
Related News
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- 25 Gigabit Ethernet Consortium Offers Low Latency Specification for 50GbE, 100GbE and 200GbE HPC, Financial and Other Performance-Critical Networks
- Alpha Data has partnered with Chevin Technology to support low latency 10G Ethernet and UDP offload IP on the ADM-PCIE-KU3 Accelerator board with Xilinx Kintex Ultrascale FPGA
- Chevin Technology releases 25G Ultra Low Latency MAC/PCS for Xilinx Virtex UltraScale FPGAs
Latest News
- Arm Neural Technology Delivers Smarter, Sharper, More Efficient Mobile Graphics for Developers
- Indian Startup Builds Full-Stack Edge AI Chips Using In-House IP
- AIStorm & Tower Semiconductor Introduce Cheetah HS, World’s First Up-to-260K FPS AI-in-Imager Chip for Inspection, Robotics & Sports
- EnSilica Establishes New EU Mixed-Signal Design Centre in Budapest, Hungary
- M31 Technology: Robust Foundry Demand, Operating Margin Expected to Recover in 2026