Verisity Upgrades AHB e Verification Component; AHB e Verification Component v2.0 Adds eRM Compliance, Plus Multi-Layer and AHB-Lite Support
MOUNTAIN VIEW, Calif., Jun 23, 2003 (BUSINESS WIRE) -- Verisity Ltd. (Nasdaq:VRST), the leading supplier of essential technology and methodology for functional verification, today announced that it has enhanced its AMBA AHB e Verification Component (eVC) to provide users with greater interoperability and flexibility in the verification of their AMBA-based systems. Version 2.0 of its AMBA AHB eVC fully complies with e Reuse Methodology (eRM(TM)) guidelines as well as provides Multi-Layer and AHB-Lite support.
The AMBA AHB eVC was developed for functional verification of AMBA bus-based systems. It contains the entire functional verification environment and includes three integrated components: a scenario generator for generating and injecting traffic; monitors and assertion checkers for viewing outputs and checking protocol rules; and coverage reports showing the functional coverage of scenarios on the bus. Version 2.0 of the AMBA AHB eVC features compliance with the eRM guidelines. eRM is a reuse methodology for developing reusable verification components and promotes best practices among e code developers by providing comprehensive guidelines and best-known methods for developing e environments and/or eVCs.
In addition, version 2.0 of the AMBA AHB eVC includes Multi-Layer and AHB-Lite support. Multi-Layer support increases bandwidth by providing multiple bus layers and support for multiple bus masters, giving users the ability to produce a wide variety of complex systems and flexible architectures. AHB Lite support is a subset of the full AHB specification and provides designers with greater flexibility and reduced implementation effort.
About the e Reuse Methodology
Today's complex chips commonly incorporate many different protocols, interfaces and processors. To verify these complex designs, engineers need to intermix a variety of e Verification Components (eVCs) within a single verification environment. To ensure that all eVCs plug-and-play and behave consistently, Verisity created the e Reuse Methodology (eRM), which defines the standards for architecting, coding and packaging eVCs as well as advanced methodologies for easy generation and synchronization of complex system-level sequences.
"Verification reuse has become essential to creating any complex verification environment. A methodology that ensures consistency and standards has become critical," said Pete Heller, senior product line manager for Verisity. "eRM is the only reuse methodology available that addresses verification process automation. It has rapidly been embraced among our user base and we're now pleased to provide an eRM-compliant AMBA AHB eVC."
Pricing and Availability
Version 2.0 of the AMBA AHB eVC is available now. The list price for a single floating, annual license is $10,000.
About Verisity
Verisity, Ltd. (Nasdaq:VRST), is the leading supplier of essential technology and methodology for the functional verification market. The company addresses customers' critical business issues with its market-leading software and intellectual property (IP) that effectively and efficiently verify the design of electronic systems and complex integrated circuits for the communications, computing, and consumer electronics global markets. Verisity's flagship verification solution, Specman Elite(TM), automates manual processes and detects critical flaws in hardware designs enabling delivery of the highest quality products and accelerating time to market. The company's strong market presence is driven by its proven technology, methodology, and solid strategic partnerships and programs. Verisity's customer list includes leading companies in all strategic technology sectors. Verisity is a global organization with offices throughout Asia, Europe, Israel, and North America. Verisity's principal executive offices are located in Mountain View, California, with its principal research and development offices located in Rosh Ha'ain, Israel. For more information, visit www.verisity.com.
Verisity, Specman Elite, and eRM are either registered trademarks or trademarks of Verisity Design, Inc. in the United States and/or other jurisdictions. All other trademarks are the property of their respective holders.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Verisity Announces E Reuse Methodology 'eRM' for Reusable, High-quality, Verification Component Development; eRM Boosts Productivity and Ensures Interoperability for All eVCs
- Verisity and HCL Technologies Deliver ARM e Verification Component
- Verisity Enhances Customer Productivity with Reusable PCI Express e Verification Component
- eInfochips Supports the Mentor Graphics' Questa(TM) Vanguard Program for AMBA AHB SystemVerilog Verification Component
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers