Truechip announces first customer shipment of Interlaken and MIPI DSI Comprehensive Verification IP (CVIP)
January 28, 2016 - Truechip Solutions, the verification IP specialist, announced today that it has shipped early adopter versions of its Interlaken and MIPI DSI Comprehensive Verification IP (CVIP) to its partners in the early adoption program.
This CVIPsare natively developed in SystemVerilog and UVM, and are architected such that a single VIP is able to provide comprehensive, seamless block, SoC and System Level Verification across dynamic simulation, assertion based dynamic and formal verification, as well as support for hardware acceleration and emulation. The CVIP is compatible with all industry leading simulators and hardware platforms.
Nitin Kishore, CEO of Truechip, said in a statement, “Interlaken is an interconnect protocol that uses less number of IO pins and builds on of XAUI& SPI4.2 Protocols. It brings benefits of channelization and flow control making Interlaken more popular.” He also added, “MIPI DSI is a high-speed serial interface overcoming the drawbacks of previous parallel Protocols. Benefits of this interface are higher performance, lower power, less EMI and lower pins.Release of these CVIPs, helps in meeting needsof our customers moving to such technology standards.”
To try out any of Truechip's high quality CVIPs or experience industry's first 24X5 support, please visit www.truechip.net.
About Truechip
Truechip is a leading provider of Verification IP solutions. Our products enable our customers to lower risks and costs associated with design and verification of their SoC, ASIC or FPGAs.
Truechip is also a member of MIPI Alliance (www.mipi.org) and also provides Verification IPs for MIPI interfaces. MIPI Alliance is a global, collaborative organization comprised of companies that span the mobile ecosystem and are committed to defining and promoting interface specifications for mobile devices.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Truechip Announces First Customer Shipment of MIPI A-PHY Verification IP
- Qualitas Semiconductor Signs Licensing Agreement with Chinese SoC Company for DSI-2 Controller and MIPI PHY IP
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- MIPI CSI 3, DSI 2 Tx & Rx Advanced Controller & PHY IP Cores available in major Fabs & Nodes for SOC Designs for Imaging and Display Applications
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost