Truechip announces first customer shipment of Interlaken and MIPI DSI Comprehensive Verification IP (CVIP)
January 28, 2016 - Truechip Solutions, the verification IP specialist, announced today that it has shipped early adopter versions of its Interlaken and MIPI DSI Comprehensive Verification IP (CVIP) to its partners in the early adoption program.
This CVIPsare natively developed in SystemVerilog and UVM, and are architected such that a single VIP is able to provide comprehensive, seamless block, SoC and System Level Verification across dynamic simulation, assertion based dynamic and formal verification, as well as support for hardware acceleration and emulation. The CVIP is compatible with all industry leading simulators and hardware platforms.
Nitin Kishore, CEO of Truechip, said in a statement, “Interlaken is an interconnect protocol that uses less number of IO pins and builds on of XAUI& SPI4.2 Protocols. It brings benefits of channelization and flow control making Interlaken more popular.” He also added, “MIPI DSI is a high-speed serial interface overcoming the drawbacks of previous parallel Protocols. Benefits of this interface are higher performance, lower power, less EMI and lower pins.Release of these CVIPs, helps in meeting needsof our customers moving to such technology standards.”
To try out any of Truechip's high quality CVIPs or experience industry's first 24X5 support, please visit www.truechip.net.
About Truechip
Truechip is a leading provider of Verification IP solutions. Our products enable our customers to lower risks and costs associated with design and verification of their SoC, ASIC or FPGAs.
Truechip is also a member of MIPI Alliance (www.mipi.org) and also provides Verification IPs for MIPI interfaces. MIPI Alliance is a global, collaborative organization comprised of companies that span the mobile ecosystem and are committed to defining and promoting interface specifications for mobile devices.
Related Semiconductor IP
- HBM4 PHY IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- VIP for Compute Express Link (CXL)
Related News
- Truechip Announces First Customer Shipment of MIPI A-PHY Verification IP
- Qualitas Semiconductor Signs Licensing Agreement with Chinese SoC Company for DSI-2 Controller and MIPI PHY IP
- Qualitas Semiconductor Signs First ASIL-B-Compliant MIPI Sub-system IP Agreement for Autonomous ADAS SoC
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
Latest News
- BAE Systems Licenses Time Sensitive Networking (TSN) Ethernet IP Cores from CAST
- HBM4 Mass Production Delayed to End of 1Q26 By Spec Upgrades and Nvidia Strategy Adjustments
- ASICLAND Secures USD 17.6 Million Storage Controller Mass Production Contract
- TSMC to Lead Rivals at 2-nm Node, Analysts Say
- Energy-efficient RF power modules developed using SOI technology