Truechip announces first customer shipment of Interlaken and MIPI DSI Comprehensive Verification IP (CVIP)
January 28, 2016 - Truechip Solutions, the verification IP specialist, announced today that it has shipped early adopter versions of its Interlaken and MIPI DSI Comprehensive Verification IP (CVIP) to its partners in the early adoption program.
This CVIPsare natively developed in SystemVerilog and UVM, and are architected such that a single VIP is able to provide comprehensive, seamless block, SoC and System Level Verification across dynamic simulation, assertion based dynamic and formal verification, as well as support for hardware acceleration and emulation. The CVIP is compatible with all industry leading simulators and hardware platforms.
Nitin Kishore, CEO of Truechip, said in a statement, “Interlaken is an interconnect protocol that uses less number of IO pins and builds on of XAUI& SPI4.2 Protocols. It brings benefits of channelization and flow control making Interlaken more popular.” He also added, “MIPI DSI is a high-speed serial interface overcoming the drawbacks of previous parallel Protocols. Benefits of this interface are higher performance, lower power, less EMI and lower pins.Release of these CVIPs, helps in meeting needsof our customers moving to such technology standards.”
To try out any of Truechip's high quality CVIPs or experience industry's first 24X5 support, please visit www.truechip.net.
About Truechip
Truechip is a leading provider of Verification IP solutions. Our products enable our customers to lower risks and costs associated with design and verification of their SoC, ASIC or FPGAs.
Truechip is also a member of MIPI Alliance (www.mipi.org) and also provides Verification IPs for MIPI interfaces. MIPI Alliance is a global, collaborative organization comprised of companies that span the mobile ecosystem and are committed to defining and promoting interface specifications for mobile devices.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Truechip Announces First Customer Shipment of MIPI A-PHY Verification IP
- DCD-SEMI Joins MIPI Alliance and Unveils Latest I3C IP at MIPI Plugfest Warsaw 2025
- MIPI CSI 3, DSI 2 Tx & Rx Advanced Controller & PHY IP Cores available in major Fabs & Nodes for SOC Designs for Imaging and Display Applications
- Truechip Adds USB 4 Hub Model & USB 4 Retimer Model to its Verification IP Portfolio
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack