Tessolve strengthens its VLSI Design services with the acquisition of T&VS
March 5, 2020 -- Tessolve consolidated its position as a leading multinational engineering solution provider with the acquisition of Test & Verification Solutions (T&VS). Tessolve, a part of the Hero Electronics group will now be in a better position to provide full turnkey VLSI design services from RTL to GDSII. The company is uniquely positioned as the only player who can take a high-level specification to a qualified part, given its traditional strength in Post Silicon services for ATE testing, IC Characterization and reference board/system bring up.
This acquisition will take our existing best in class VLSI design to next level by bringing in an increased depth to the front end design activities (DV/DFT), in catching design flaws ahead in the cycle, thus reducing expensive re-design costs, and risks. Apart from the depth into VLSI design capabilities, the acquisition also means a faster realization of turnkey products for its customers in the semiconductors and systems segment.
Test and Verification Solutions is a privately held Semiconductor & Systems design firm that brings significant expertise and capabilities in the front-end design activities for Digital IC design. More specifically the T&VS team specializes in Design Verification methodologies, in addition to DV, T&VS has good capability in RTL, DFT and embedded software development projects as well.
T&VS is the fourth strategic acquisition by Tessolve in the last 5 years, adding strength to its ability as a provider of a comprehensive spectrum of services under one roof. Post the acquisition, the current management team at T&VS will remain in place and augments Tessolve’s ability to service and expand into two new high potential markets of the UK, Japan, Korea and also other regions in India such as Chennai, Hyderabad and Noida regions.
To know more about Test and Verification Solutions (T&VS), visit the company’s website – https://www.testandverification.com/
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Arteris IP Completes Acquisition of Magillem Design Services Assets, Creating World's Premier System-on-Chip Integration Company
- Siemens expands industry-leading integrated circuit verification portfolio with acquisition of Avery Design Systems
- Imperas releases new updates, test suites, and functional coverage library to support the rapid growth in RISC-V Verification
- Amkor Technology and GlobalFoundries to Provide At-scale Semiconductor Test and Assembly Services in Europe
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost