Jury Finds in Favor of Synopsys in ATopTech Copyright Infringement Case
MOUNTAIN VIEW, Calif., March 10, 2016 -- Synopsys, Inc. (Nasdaq:SNPS) today announced that a federal court jury has found that ATopTech infringed Synopsys' copyrights associated with its PrimeTime® static timing analysis suite. In addition, the jury awarded Synopsys $30.4 million in damages.
Synopsys filed its lawsuit in the U.S. District Court for the Northern District of California in 2013, alleging that ATopTech copied elements of PrimeTime's command set into its Aprisa product, thereby violating Synopsys copyrights. The court ruled that the command set elements were protected by copyright, which had been disputed by ATopTech.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- Judge Sets April 2008 Trial Date for Silicon Image Trade Secret and Copyright Infringement Case Against Analogix
- ATopTech Responds to Recent Court Ruling in Copyright Case
- MOSAID Adds Mosel Vitelic to Patent Infringement Case Against Micron, Powerchip and ProMOS
- Silicon Image Sues Analogix Semiconductor for Copyright Infringement and Misappropriation of Trade Secrets
Latest News
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI
- QuickLogic Announces $13 Million Contract Award for its Strategic Radiation Hardened Program