Aldec delivers Global Project Management for Complex FPGA Designs with the latest release of Active-HDL
Henderson, NV – October 23, 2013 – Aldec, Inc., today announced the immediate availability of Active-HDL™ version 9.3, introducing a revolutionary approach to the increasing challenges of global project management. “Today’s complex FPGA devices are designed with multiple teams and require more efficient team-based project management tools,’ said Satyam Jani, Aldec Software Division Product Manager, “This release of Active-HDL has made a substantial stride in managing tool settings for multi-design FPGA projects and team-based environment.”
New Project Management Features
- Active-HDL’s user-defined directory structure allows engineers to create project structures compatible with standard Synthesis and Place & Route tools, allowing one common project structure to be used between multiple vendor tools.
- Multi-design projects involve many settings, for example: setting a working directory, updating local variables, setting a script mode, executing specific macros, etc. Active-HDL 9.3 introduces a load-time setup file approach that automatically loads these settings.
- After initial set-up, the simulator can be set at different running mode with single click. This feature allows users to run Active-HDL in the right mode for each task; Optimized mode will run simulator at the highest possible speed while Debug and Coverage mode will run at reduced speed while collecting data for later analysis.
About Active-HDL™
Award-winning Active-HDL, an FPGA designer tool-of-choice for over 15 years, is an HDL-based FPGA Design and Simulation solution that offers design creation, documentation, code coverage and simulation in one tightly integrated environment.
- Team-based design management to manage complex FPGA projects easily
- High performance mixed language support with VHDL 2008, Verilog and SystemVerilog(Design) support
- Pre-compiled libraries for latest FPGA devices from Altera®, Lattice®, Microsemi™ (Actel) and Xilinx®.
- Floating point support in Waveform Viewer
Availability
New customers and customers without current maintenance contracts are invited to contact their local Aldec Distributor to receive additional information on the latest release.
For additional information about Active-HDL 9.3 including tutorials, free evaluation downloads and What’s New Presentation, please visit http://www.aldec.com/Products/Active-HDL.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- intoPIX and Nextera-Adeas Announce Latest IPMX Demo Design with JPEG XS on Compact FPGAs at ISE 2025
- Codasip selected to design a high-end RISC-V processor for the EU-funded DARE project
- Europe takes a major step towards digital autonomy in supercomputing and AI with the launch of DARE project
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack