OIF Releases Common Electrical I/O 5.0 Implementation Agreement
FREMONT, Calif., June 8, 2022 — OIF, where the optical networking industry’s interoperability work gets done, has published a new Implementation Agreement (IA) for Common Electrical I/O (CEI) 5.0 specifying the next generation of 112Gb/s electrical interconnects. The IA specifies transmitter, receiver and channel requirements associated with Extra Short Reach (XSR), Medium Reach (MR) and Long Reach (LR) interfaces for multi-chip-module, chip-to-chip, and high-speed backplane applications.
“This IA marks a new generation of specifications for 112G interfaces,” said Klaus-Holger Otto, Nokia and OIF Technical Committee Chair. “It is a continuation of OIF’s proud history of adding next-generation data rates that enable broad interconnect solutions and are critical building blocks for several industry standards and platforms.”
“These new data rate specifications will enable applications including backplane, chip-to-chip, and die-to-die interfaces within a package,” said David Stauffer, Kandou Bus and Chair of OIF’s Physical and Link Layer (PLL) Working Group. “And, it enables multiple applications, such as co-packaged optics. Definitions of interfaces within co-packaged die are unique to this IA and OIF’s work.”
About OIF
OIF is where the optical networking industry’s interoperability work gets done. Building on nearly 25 years of effecting forward change in the industry, OIF represents the dynamic ecosystem of 130+ industry leading network operators, system vendors, component vendors and test equipment vendors collaborating to develop interoperable electrical, optical and control solutions that directly impact the industry’s ecosystem and facilitate global connectivity in the open network world. Connect with OIF at http://www.oiforum.com.
Related Semiconductor IP
- USB 20Gbps Device Controller
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
Related News
- OIF Marks 25th Anniversary, Launches New Physical & Link Layer Working Group Electrical Project and Adds 112G VSR Clause to CEI 5.0 IA at Q1 Technical and MA&E Committees Meeting
- OIF Unveils CEI-112G-XSR+-PAM4 Extended Extra Short Reach Implementation Agreement, Paving the Way for Advanced Interconnectivity
- Aragio Solutions Offers Suite of Programmable GPIO I/O Libraries Supporting 65nm Common Platform Technology Available for Chartered Customers
- Semtech-Snowbush IP Announces Support for Common Electrical Interface (CEI) 25G and 28G On New 28nm PHY IP Platform
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard