MoSys Exhibits at TSMC Tech Symposium
Apr 09, 2010 -- MoSys, Inc.:
Who:
MoSys (NASDAQ: MOSY), a leading provider of differentiated, high-density memory and high-speed interface (I/O) intellectual property (IP), will be exhibiting at TSMC's 2010 Technology Symposium.
What:
The TSMC 16th Annual Technology Symposium brings together the best and brightest in the global semiconductor industry to "Collaborate to Innovate."
Where/When:
San Jose, CA - Tuesday, April 13 (8 a.m. - 5 p.m.)
San Jose McEnery Convention Center
150 West San Carlos Street
San Jose, CA 95110
Austin, TX - Friday, April 16 (8 a.m. - 5 p.m.)
Four Seasons Hotel
98 San Jacinto Blvd
Austin, TX 78701
Boston, MA - Tuesday, April 20 (8 a.m. - 5 p.m.)
Westin-Waltham Hotel
70 Third Avenue
Waltham, MA 02451
More information is available on MoSys' website at http://www.mosys.com/eventCalendar.php
About MoSys, Inc.
Founded in 1991, MoSys(R) (NASDAQ: MOSY), develops, markets and licenses differentiated embedded memory and high speed parallel and serial interface IP for advanced SoC designs. MoSys' patented 1T-SRAM(R) and 1T-Flash(R) memory technologies offer a combination of high density, low power consumption, high speed and low cost advantages that are unmatched by other available memory technologies for a variety of networking, computing, storage and consumer/graphics applications. MoSys' silicon-proven interface IP portfolio includes DDR3 PHYs, as well as SerDes IP that support data rates from 1 Gigabit per second (Gbps) to 11 Gbps, across a wide range of standards, including PCI Express, XAUI, SATA and 10G KR. MoSys IP has been production-proven in more than 225 million devices.
MoSys is headquartered in Sunnyvale, California. More information is available on MoSys' website at www.mosys.com.
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related News
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Linear Tech to open chip-design center in U.K.
- Tech companies urged to turn patents into profits
Latest News
- CHIPS Alliance launches the SV Tools Project for open source development of SystemVerilog/UVM codebases
- Socionext Collaborates with Arm to Advance AI Data Center Infrastructure with Arm Total Design
- EDGEAI to Revolutionize Smart Metering with BrainChip Akida 2 License
- IC Manage Advances GDP-XL to GDP-AI — Boosting Designer Efficiency and Accelerating Workflows
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”