Dolphin Integration's Panoply of Memories and Standard Cell Libraries for easing the fabrication capacity shortage
Meylan, France – August 27, 2010. The release of the SESAME Reduced Cell Stem Library uHD-BTF rel 1.2 complements the already celebrated Dolphin Integration’s High Density and Low Power optimized Panoply of Silicon IPs.
Embedding instances of the Pluton architecture for single port RAM and of the Cassiopeia architecture for double metal programmable ROM, plus a logic block designed with the uHD-BTF library leads to a SoC density increased by up to 20%.
Are you puzzled about the achievement of such performance?
Please have a look at the brochure http://www.design-reuse.com/sip/view.php?id=23830 and surf the TSMC website: Dolphin Integration is promoted as the provider for the highest density and lowest power libraries for TSMC 180 nm on TSMC’s catalog!
To gain access to evaluation material, contact directly the product manager at ragtime@dolphin.fr
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation.
Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/ragtime
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Silicon Wave Selects NurLogic IP for Bluetooth Development; NurLogic Develops Advanced Silicon-on-Insulator Libraries and Memories
- ARM Announces The Release Of Multiple Standard Cell Libraries On TSMC 90nm and 65nm Processes
- Faraday Pioneers in Providing On-Chip Variation (OCV) Information for Cell Libraries
- Lightspeed Logic Introduces Reconfigurable Logic for TSMC 90nm with ARM Standard Cell Libraries
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology