Dolphin Integration's Panoply of Memories and Standard Cell Libraries for easing the fabrication capacity shortage
Meylan, France – August 27, 2010. The release of the SESAME Reduced Cell Stem Library uHD-BTF rel 1.2 complements the already celebrated Dolphin Integration’s High Density and Low Power optimized Panoply of Silicon IPs.
Embedding instances of the Pluton architecture for single port RAM and of the Cassiopeia architecture for double metal programmable ROM, plus a logic block designed with the uHD-BTF library leads to a SoC density increased by up to 20%.
Are you puzzled about the achievement of such performance?
Please have a look at the brochure http://www.design-reuse.com/sip/view.php?id=23830 and surf the TSMC website: Dolphin Integration is promoted as the provider for the highest density and lowest power libraries for TSMC 180 nm on TSMC’s catalog!
To gain access to evaluation material, contact directly the product manager at ragtime@dolphin.fr
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation.
Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/ragtime
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- Silicon Wave Selects NurLogic IP for Bluetooth Development; NurLogic Develops Advanced Silicon-on-Insulator Libraries and Memories
- ARM Announces The Release Of Multiple Standard Cell Libraries On TSMC 90nm and 65nm Processes
- Faraday Pioneers in Providing On-Chip Variation (OCV) Information for Cell Libraries
- Lightspeed Logic Introduces Reconfigurable Logic for TSMC 90nm with ARM Standard Cell Libraries
Latest News
- KP Labs and Frontgrade Gaisler join forces to advance fault-tolerant computing for next-generation space missions
- CXL Consortium Releases the Compute Express Link 4.0 Specification Increasing Speed and Bandwidth
- QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC
- TTTECH releases 10 Gbit TSN-End Point IP Integration Kit to enable rapid TSN adoption in mission-critical applications
- Quintauris and IAR Join Forces to Advance Functional Safety Software for RISC-V Automotive Real-time Applications