Jim Keller on AI, RISC-V, Tenstorrent's Move to Edge IP
VIDEO INTERVIEW
By Sally Ward-Foxton, EETimes (June 9, 2023)
Legendary CPU designer Jim Keller took over as CEO of AI chip company Tenstorrent at the beginning of 2023, after serving as the company’s CTO for two years. His history includes stints at Apple, Tesla and AMD. In recent years, Keller has become an outspoken supporter of RISC-V, and the burgeoning open-source ISA was a key topic for discussion during EE Times’ exclusive video interview.
“My belief is in the next 5 to 10 years, RISC-V will take over all the data centers,” Keller told EE Times, adding that this is especially true for scientific computing and HPC. He said supercomputing could dominate even faster.
To read the full article, click here
Related Semiconductor IP
- RISC-V CPU IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
- RISC-V High Performance Processor
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
Related News
- DMP Released Next-Generation AI Accelerator IP “ZIA A3000 V2” – Industry-leading PPA efficiency to propel the future of edge AI –
- Arteris and MIPS Partner on High-Performance RISC-V SoCs for Automotive, Datacenter and Edge AI
- ListenAI Licenses Ceva-Waves Wi-Fi 6 IP, Bringing Seamless Wireless Connectivity to its Edge AI Portfolio
- X-Silicon Introduces the World's First Vulkan Driver Implementation for RISC-V, Enabling an entire Ecosystem of 3D Graphics, AI and Compute for Low-Power, Mobile, Edge and IOT Devices
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing