Interview: Aart de Geus on AI-driven EDA
By Nitin Dahad, EETimes (March 29, 2023)
At the Synopsys Users Group conference, SNUG 2023, in Santa Clara this week, the company’s chairman and CEO, Aart de Geus, used the keynote speech to talk about the need for AI-driven EDA tools, as Synopsys launched Synopsys.ai, a suite of AI-driven solutions for the design, verification, testing and manufacturing of the most advanced digital and analog chips.
The company said that for the first time, engineers can now use AI at every stage of chip design, from system architecture to design and manufacturing, and access the solutions in the cloud. Renesas, a leader in the automotive space, is already using Synopsys.ai to shave weeks off product development times with enhanced silicon performance and cost reduction.
EE Times has an exclusive video interview with Aart de Geus to talk about the AI-driven EDA, generative AI, talent, and the future of EDA.
Watch the video below:
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- EE Times - DAC special: Video interview with Synopsys CEO Aart De Geus
- Synopsys Announces Aart de Geus and Chi-Foon Chan to Become Co-CEOs
- IP99: de Geus calls for core quality
- De Geus IDs trouble spots for system-on-a-chip designs
Latest News
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI
- QuickLogic Announces $13 Million Contract Award for its Strategic Radiation Hardened Program