Interview: Aart de Geus on AI-driven EDA
By Nitin Dahad, EETimes (March 29, 2023)
At the Synopsys Users Group conference, SNUG 2023, in Santa Clara this week, the company’s chairman and CEO, Aart de Geus, used the keynote speech to talk about the need for AI-driven EDA tools, as Synopsys launched Synopsys.ai, a suite of AI-driven solutions for the design, verification, testing and manufacturing of the most advanced digital and analog chips.
The company said that for the first time, engineers can now use AI at every stage of chip design, from system architecture to design and manufacturing, and access the solutions in the cloud. Renesas, a leader in the automotive space, is already using Synopsys.ai to shave weeks off product development times with enhanced silicon performance and cost reduction.
EE Times has an exclusive video interview with Aart de Geus to talk about the AI-driven EDA, generative AI, talent, and the future of EDA.
Watch the video below:
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- EE Times - DAC special: Video interview with Synopsys CEO Aart De Geus
- Synopsys Announces Aart de Geus and Chi-Foon Chan to Become Co-CEOs
- IP99: de Geus calls for core quality
- De Geus IDs trouble spots for system-on-a-chip designs
Latest News
- Qualitas Semiconductor Secures Strategic IP Licensing Agreement for MIPI Solutions
- Chinese RISC-V Chipmaker SpacemiT Launches K3 AI CPU, Highlighting the Rise of Open-Source Hardware in Intelligent Computing
- Weebit Nano Q2 FY26 Quarterly Activities Report
- Arasan announces the immediate availability of the industries first xSPI NOR + eMMC NAND Combo PHY IP
- AMIQ EDA Gives AI Agents Access to Essential Design and Verification Data