GUC Optimizes Quality of Results and Accelerates Time to Tapeout Using the Cadence Digital Full Flow
December 7, 2021 -- SAN JOSE, Calif.— Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced Global Unichip Corporation (GUC) used the Cadence® digital full flow to accelerate the time to tapeout of its ASIC designs for mobile, automotive, AI and hyperscale computing applications. By leveraging the Cadence Innovus™ Implementation System’s mixed-placer automation technology, GUC successfully reduced floorplan design time from weeks to days and achieved more than 10% reduced wirelength and 5% better switching power.
GUC has been using the Cadence digital full flow for many years to tape out the most challenging ASIC designs down to the latest 5nm and 3nm process nodes. As a leading global ASIC provider, delivering the best power, performance and area (PPA) results within ever more demanding schedules is critical for success.
As ASIC designs grow in size and complexity, the number of macros in a floorplan also increases rapidly, making GUC’s traditional manual and iterative floorplanning process a lengthy part of the implementation schedule. Using the Innovus mixed-placer technology, the GUC team can handle the placement of both standard cells and macros concurrently, automating the floorplanning process to achieve greater efficiency and faster PPA analysis.
“As our ASIC customer designs move to the latest process nodes and grow in size and complexity, GUC is always making strategic investments in the latest technologies that ensure we can meet and exceed customer requirements for optimal PPA,” said Louis Lin, senior vice president at GUC. “Cadence’s Innovus mixed-placer technology enabled us to make a significant productivity breakthrough, so that we could complete customer designs more efficiently and accelerate tapeout. The Innovus mixed-placer technology is now a key part of our GUC production implementation flow, providing many tapeout successes, and we use it for the majority of our designs.”
The Cadence digital full flow provides customers with a fast path to design closure and better predictability. It supports the company’s Intelligent System Design™ strategy, enabling SoC design excellence. For more information on the digital full flow, please visit www.cadence.com/go/dffpr.
About Cadence
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For seven years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Cadence Digital Full Flow Achieves Certification for GlobalFoundries 12LP/12LP+ Process Platforms
- GUC Delivers its First TSMC N3 Chip and First AI-Optimized N5 Design Using Cadence Digital Solutions
- Cadence Digital Full Flow Achieves Certification for Samsung Foundry 5LPE Process Technology
- NSITEXE Accelerates Delivery of Data Flow Processor IP for Automotive and Industrial Applications Using the Cadence Digital Design Full Flow
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology