EE Times - DAC special: video interview with Sidense CEO Xerxes Wania
Brian Fuller
(06/05/2007 11:14 AM EDT)
(06/05/2007 11:14 AM EDT)
SAN DIEGO — Xerxes Wania, president and CEO of logic IP developer Sidense Corp. (Ottawa), spoke with EE Times editor-in-chief Brian Fuller at the Design Automation Conference.
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- EE Times - DAC special: Video interview with Synopsys CEO Aart De Geus
- Interview: IEC Executive Perspectives DesignCon 2009 with Xerxes Wania, President and CEO, Sidense Corp.
- Virage Logic's Yervant Zorian Named as One of Top Industry Influencers by EE Times Magazine
- Commentary: Will your chip design stay here? (By Richard Goering, EE Times)
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions