EE Times - DAC special: video interview with Sidense CEO Xerxes Wania
Brian Fuller
(06/05/2007 11:14 AM EDT)
(06/05/2007 11:14 AM EDT)
SAN DIEGO — Xerxes Wania, president and CEO of logic IP developer Sidense Corp. (Ottawa), spoke with EE Times editor-in-chief Brian Fuller at the Design Automation Conference.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- EE Times - DAC special: Video interview with Synopsys CEO Aart De Geus
- Interview: IEC Executive Perspectives DesignCon 2009 with Xerxes Wania, President and CEO, Sidense Corp.
- Virage Logic's Yervant Zorian Named as One of Top Industry Influencers by EE Times Magazine
- Commentary: Will your chip design stay here? (By Richard Goering, EE Times)
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers