EE Times - DAC special: video interview with Sidense CEO Xerxes Wania
Brian Fuller
(06/05/2007 11:14 AM EDT)
(06/05/2007 11:14 AM EDT)
SAN DIEGO — Xerxes Wania, president and CEO of logic IP developer Sidense Corp. (Ottawa), spoke with EE Times editor-in-chief Brian Fuller at the Design Automation Conference.
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- EE Times - DAC special: Video interview with Synopsys CEO Aart De Geus
- Interview: IEC Executive Perspectives DesignCon 2009 with Xerxes Wania, President and CEO, Sidense Corp.
- Virage Logic's Yervant Zorian Named as One of Top Industry Influencers by EE Times Magazine
- Commentary: Will your chip design stay here? (By Richard Goering, EE Times)
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale