Dolphin Integration launches a standard cell library with ultra-high density up to 30% savings
-- Dolphin Integration is up to their charter as the most adaptive creator in Microelectronics to "Enable mixed signal Systems-on-Chip", with a quality management enabling reactivity for innovation.
Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolution customized to their needs.
SoC providers targeting the market of portable electronic devices and of highly complex SoCs mainly care about 2 major concerns: minimization of silicon costs and low power consumption.
This new library, SESAME uHDvLC, referring to its ultra High Density and very Low power Consumption – provides area savings up to 30%, while enabling power reduction up to 50%, compared to competition.
Of course SESAME uHDvLC benefits from the increasing advantages of a RCSL (Reduced Cell Stem Library):
- Highly customizable for specific designs
- A high design yield and reliability prior to Silicon thanks to a thorough Virtual Fab Process™
- A reduced time to market for processes besides mainstream
SESAME uHDvLC is the solution of choice for Mobile Phone, PDA, Portable Multimedia Players, Digital Camera and GPS.
Immediately available at TSMC 180, and readily ported to other technological processes, SESAME uHDvLC benefits from a unique « Try and Buy tutorial » for guiding its evaluation, not only for free, but for fun!
More information on http://www.dolphin.fr/flip/sesame/sesame_overview.html
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Dolphin Integration enable Dongbu HiTek's users to benefit from their ultra high density standard cell library
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration breakthrough innovation for TSMC 180 nm BCD Gen 2 process: Up to 30% savings in silicon area with the new SpRAM RHEA
- eWBM selects Dolphin Integration's Single port SRAM and thick oxide standard cell library at GF 55 LPx
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers