Digital Core Design Announces Availability of DZ80, a 8-bit Microprocessor IP Core
January 2, 2007 - Digital Core Design today has announced the release of a new - DZ80 - 8-bit Microprocessor IP Core. Meeting the needs of customers who in their work use standard Z80 Microprocessor we put new DZ80 at their disposal. It is an immediate substitute which is 100 percent compatible with pin, software in respect to a standard Z80. DZ80 is a single-chip 8-bit embedded processor dedicated for operation with fast (typically on-chip) and slow (off-chip) memories. The core has been designed with a special concern for performance to power consumption ratio.
The DZ80 is a technology independent VHDL or VERILOG design that can be implemented in a variety of process technologies and can be fully customized accordingly to customer needs.
DZ80 is delivered with fully automated testbench and complete set of tests allowing easy package validation at each stage of SoC design flow. Customer can select VHDL, VERILOG HDL Source code, and FPGA Netlists depending on what is preferred. Core is licensed under Single Design or Unlimited Designs options. For further details please contact DCD.
For more information please see DCD web site.
About Digital Core Design
DCD is a private Intellectual Property (IP) Core provider and System-on-Chip (SoC) design house, an expert in IP cores architecture improvements. DCD sells its products and services directly and through its global distribution network. DCD offers VHDL and Verilog high performance and synthesizable IP cores for a speed optimized 8-, 16- and 32-bit processors, peripherals, serial interfaces, floating point arithmetic units and coprocessors. The functionality of IP solutions offered by DCD were up to date appreciated by over 200 licenses sold to over 150 customers worldwide, such as: INTEL, SIEMENS, PHILIPS, TOYOTA, MAXIM, RAYTHEON, OSRAM, GENERAL ELECTRIC, FARADAY, SAGEM, FLEXTRONICS and GOODRICH. DCD also became a member of first-class branch partner programs like: AMPP of ALTERA, AllianceCORE of XILINX, ispLeverCORE Connection of LATTICE and IP Catalyst of SYNOPSYS. For more information, please visit: www.dcd.pl.
Related Semiconductor IP
- High-performance implementation of Z80/Z180 instruction set
- Clean-room clone of Zilog Z8002 CPU
- Exact Copy of the Z80-SIO
Related News
- DCD-SEMI Joins MIPI Alliance and Unveils Latest I3C IP at MIPI Plugfest Warsaw 2025
- DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- Kerala Positions Design and IP at Core of Chip Strategy
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP