Credo Delivers Industry's Lowest Power 16nmFF+ 28G LR-Compliant SerDes IP With Comprehensive Development Platform
MILPITAS, CA-- December 02, 2015 - Credo Semiconductor, a global innovation leader in Serializer-Deserializer (SerDes) technology, today announced the commercial availability of a complete development platform for its advanced 28G SerDes IP on the TSMC 16nmFF+ process node. The IP has been proven to deliver the industry's lowest power, consuming less than 200mW per transceiver at long reach (LR), and can be immediately deployed in chips and systems supporting a variety of industry standards such as IEEE 802.3bj and OIF CEI-25G-LR.
"By shattering perceived barriers in performance, power and process scalability, our SerDes IP enables SOC designers to rethink their design approach - the key factor in enabling true product innovation," said Jeff Twombly, vice president of Business Development for Credo. "Interconnect speeds in the data center are quickly transitioning to 25G, and Credo is well-positioned to enable the necessary SOC innovation at the 16nmFF+ process node with a comprehensive development platform."
Designers use Credo's SerDes technology to accelerate throughput and deliver end-to-end signal integrity in next-generation platforms requiring single-lane 25G, 50G, and 100G connectivity, such as next-generation switches and routers for 100G and 400G enabled networks.
Credo's 28G SerDes development platform features:
- Characterized silicon results on TSMC 16nmFF+
- Less than 200mW dissipation per SerDes transceiver
- Self-contained evaluation board with a robust GUI
- Advanced and flexible equalization capabilities with >35dB of insertion loss performance at PRBS31
- Excellent random jitter performance of <150fs
- Complete diagnostic suite
- Broad standards support
- Support for a broad range of data rates from 1.25G to 28.25G
- Comprehensive documentation, modeling, layout and verification information
Availability and Packaging
The Credo 28G SerDes IP is available now on both TSMC 16nmFF+ and TSMC 28-nm process nodes. Deliverables include User and SoC integration guides; netlist; timing library; register map; Verilog, ATPG, and IBIS-AMI models; LEF views; Layout Versus Schematic (LVS) and Design Rule Check (DRC) reports.
Companies interested in learning more about the company's current silicon and intellectual property engagement options, as well as future developments, should contact sales@credosemi.com.
About Credo Semiconductor
Credo is a leading provider of high performance, mixed-signal semiconductor solutions for the data center, enterprise networking and high performance computing markets. Credo's advanced Serializer-Deserializer (SerDes) technology delivers the bandwidth scalability and end-to-end signal integrity for next generation platforms requiring single-lane 25G, 50G, and 100G connectivity. The company makes its SerDes available in the form of Intellectual Property (IP) licensing on the most advanced processing nodes and with complementary product families focused on extending reach and multiplexing to higher data rates. Credo is headquartered in Milpitas, California and has offices in Shanghai and Hong Kong. For more information: www.credosemi.com
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
- TSMC CLN3FFP HBM4 PHY
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
Related News
- Credo Conducts First Public Demonstrations of 28G and 56G NRZ SerDes Technology
- Credo First to Demonstrate 28G SerDes on 16FinFET Plus Technology
- Credo Demonstrates 56G PAM-4, 56G NRZ and 28G NRZ SerDes Technology at DesignCon
- Credo 16-nm 28G and 56G PAM-4 SerDes Now Available on TSMC FinFET Compact Process
Latest News
- Armv9 and CSS Royalties Drive Growth in $1bn Arm Q1 Earnings
- Creonic Releases DVB-S2X Demodulator Version 6.0 with Increased Bitwidth and Annex M Support
- Arm Q1 FYE26 Revenue Exceeds $1 Billion for Second Consecutive Quarter
- 1‑VIA Expands Globally with New India R&D Office in Pune to Accelerate Innovation in Data Center Connectivity
- Perceptia Releases Design Kit for pPLL05 on GlobalFoundries 22FDX Platform