Achronix to Speak at D&R IP-SOC Conference in Shanghai
SANTA CLARA, CA-- September 5, 2017 --
What:
Achronix, developer of Speedster™ FPGAs, Speedcore™ eFPGAs and design tools, will be participating in the D&R IP-SOC conference in Shanghai, China.
Eric Law, Achronix, will be speaking about "Speedcore eFPGAs: Revolutionizing the high-performance computing landscape."
When:
Thursday, September 14, 2017. Eric Law will present during session 3a which begins at 14:00. For conference schedule: http://www.design-reuse-embedded.com/ipsocdays/shanghai2017.jsp
Where:
Evergreen Laurel Hotel
No 1136, Zu Chongzhi Road, Pudong New District, Pudong, 201203 Shanghai, China
For a one-on-one meeting, contact Eric Law, eric@achronix.com.
About Achronix Semiconductor Corporation
Achronix is a privately held, fabless semiconductor corporation based in Santa Clara, California. The Company developed its FPGA technology which is the basis of the Speedster22i FPGAs and Speedcore eFPGA technology. All Achronix FPGA products are supported by its ACE design tools that include integrated support for Synopsys Synplify Pro. The company has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India.
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related News
- Avant Technology Inc. Will Represent Cortus at D&R IP-SoC Days 2011 - Shanghai
- Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble
- Evatronix to Discuss Multi-configuration Challenges in IP Design at the D&R IP-SoC Day in Tel-Aviv
- Inside Secure Embedded Security Expert to Speak at the IP-SOC 2013 Conference and Exhibition
Latest News
- EDGEAI to Revolutionize Smart Metering with BrainChip Akida 2 License
- IC Manage Advances GDP-XL to GDP-AI — Boosting Designer Efficiency and Accelerating Workflows
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”
- CHERI-Mocha memory-safe compute subsystem is now open
- GlobalFoundries Files Patent Infringement Lawsuits Against Tower Semiconductor to Protect High-Performance American Chip Innovation