2016: Expect Unexpected Innovation in IP Development
Chris Rowen, CTO, Cadence's IP Group
EETimes (12/30/2015 10:48 AM EST)
We know what to expect from the global electronics innovation cycles—more of everything: density, chips, standards, IP blocks, on and on. But is that it? In 2016, we should expect the unexpected.
Commercial IP has become a universally accepted mainstay of modern SoC design. It is hard to imagine how most of today’s leading electronic platforms could happen without the high-quality processors, DSPs, bus fabrics, DDR controllers, memory macros, standard cells, I/O controllers, high-speed PHYs and key analog interfaces supplied by a wide ecosystem of IP builders. Does that mean that 2016 is just more of the same, everyone creep at little more up and to the right? Yes and no.
We know what to expect from the global electronics innovation cycles—more density, more chips, more industry standards, more IP blocks, better tools and continued intense pressure of price, power, performance and differentiation. But is that it? Is that what innovation is all about? I think not. In 2016, we should expect the unexpected.
Let’s look at four related areas:
To read the full article, click here
Related Semiconductor IP
- 5G IoT DSP
- 2.4 GHz + sub-GHz 802.15.4g + 802.11ah transceiver for Wi-SUN and IoT platforms
- NPU IP for Wearable and IoT Market
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Wi-Fi 802.11 ax/Wi-Fi 6 /Bluetooth LE v5.4/15.4-2.4GHz RF Transceiver IP for IOT Application in TSMC22 ULL
Related News
- Chip Interfaces, through its JESD204C IP, supports Extoll’s collaboration in the development of Eridan’s next-generation ASIC
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- M31 Promotes Advanced SoC Development and Innovation at Intel Foundry's Direct Connect Event
- 1‑VIA Expands Globally with New India R&D Office in Pune to Accelerate Innovation in Data Center Connectivity
Latest News
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI
- QuickLogic Announces $13 Million Contract Award for its Strategic Radiation Hardened Program