Cadence工具获台积电7纳米早期设计及10纳米芯片生产认证
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Cadence数字和定制/模拟设计流程成功通过最新TSMC N2 认证
- TSMC认证Synopsys IC Compiler II适合10-nm FinFET生产，并开始7-nm工艺的初步设计
- Synopsys的IC Compiler II通过了TSMC 7nm制程工艺认证
- Cadence获得TSMC 7nm工艺技术认证